• Source: Scopus
  • Calculated based on no. of publications stored in Pure and citations from Scopus
1983 …2021

Research activity per year

If you made any changes in Pure these will be visible here soon.
Filter
Conference contribution

Search results

  • Zynq cluster for CFD parametric survey

    Sugimoto, N., Miyajima, T., Sakai, R., Osana, Y., Fujita, N. & Amano, H., 2016, Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics). Springer Verlag, Vol. 9625. p. 287-299 13 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9625).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • XYZ-Randomization using TSVs for low-latency energy efficient 3D-NoCs

    Nakahara, H., Doan, N. A. V., Yasudo, R. & Amano, H., 2017 Oct 19, 2017 11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017. Association for Computing Machinery, Inc, 17. (2017 11th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2017).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Wire congestion aware synthesis for a dynamically reconfigurable processor

    Toi, T., Okamoto, T., Awashima, T., Wakabayashi, K. & Amano, H., 2010 Dec 1, Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10. p. 300-303 4 p. 5681481. (Proceedings - 2010 International Conference on Field-Programmable Technology, FPT'10).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • WASMII: A data driven computer on a virtual hardware

    Ling, X. P. & Amano, H., 1993 Jan 1, Proceedings - IEEE Workshop on FPGAs for Custom Computing Machines, FCCM 1993. Institute of Electrical and Electronics Engineers Inc., p. 33-42 10 p. 279481. (IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    56 Citations (Scopus)
  • VLAN-based minimal paths in PC cluster with ethernet on mesh and torus

    Otsuka, T., Koibuchi, M., Jouraku, A. & Amano, H., 2005 Dec 1, Proceedings - 2005 International Conference on Parallel Processing. p. 567-576 10 p. 1488655. (Proceedings of the International Conference on Parallel Processing; vol. 2005).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    7 Citations (Scopus)
  • Vertical packet switching elevator network using inductive coupling ThruChip interface

    Nomura, A., Matsutani, H., Kuroda, T., Kadomoto, J., Matsushita, Y. & Amano, H., 2017 Jan 13, Proceedings - 2016 4th International Symposium on Computing and Networking, CANDAR 2016. Institute of Electrical and Electronics Engineers Inc., p. 195-201 7 p. 7818613. (Proceedings - 2016 4th International Symposium on Computing and Networking, CANDAR 2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Vertical link on/off control methods for wireless 3-D NoCs

    Zhang, H., Matsutani, H., Take, Y., Kuroda, T. & Amano, H., 2012 Feb 28, Architecture of Computing Systems, ARCS 2012 - 25th International Conference, Proceedings. p. 212-224 13 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 7179 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Vegeta: An implementation and evaluation of development-support middleware on multiple OpenCL platform

    Shitara, A., Nakahama, T., Yamada, M., Kamata, T., Nishikawa, Y., Yoshimi, M. & Amano, H., 2011, Proceedings - 2011 2nd International Conference on Networking and Computing, ICNC 2011. p. 141-147 7 p. 6131828. (Proceedings - 2011 2nd International Conference on Networking and Computing, ICNC 2011).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    5 Citations (Scopus)
  • Variable pipeline structure for coarse grained reconfigurable array CMA

    Ando, N., Masuyama, K., Okuhara, H. & Amano, H., 2017 May 15, Proceedings of the 2016 International Conference on Field-Programmable Technology, FPT 2016. Institute of Electrical and Electronics Engineers Inc., p. 217-220 4 p. 7929537

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • Unbalanced buffer tree synthesis to suppress ground bounce for fine-grain power gating

    Usami, K., Miyauchi, M., Kudo, M., Takagi, K., Amano, H., Namiki, M., Kondo, M. & Nakamura, H., 2014 Dec 2, 2014 International Symposium on System-on-Chip, SoC 2014. Daniel, O., Ellervee, P., Milojevic, D., Nurmi, J. & Paakki, T. (eds.). Institute of Electrical and Electronics Engineers Inc., 6972438. (2014 International Symposium on System-on-Chip, SoC 2014).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Ultralow-voltage design and technology of silicon-on-thin-buried-oxide (SOTB) CMOS for highly energy efficient electronics in IoT era

    Kamohara, S., Sugii, N., Yamamoto, Y., Makiyama, H., Yamashita, T., Hasegawa, T., Okanishi, S., Yanagita, H., Kadoshima, M., Maekawa, K., Mitani, H., Yamagata, Y., Oda, H., Yamaguchi, Y., Ishibashi, K., Amano, H., Usami, K., Kobayashi, K., Mizutani, T. & Hiramoto, T., 2014 Sep 8, Digest of Technical Papers - Symposium on VLSI Technology. Institute of Electrical and Electronics Engineers Inc., 6894413. (Digest of Technical Papers - Symposium on VLSI Technology).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    9 Citations (Scopus)
  • Ultra fine-grained run-time power gating of on-chip routers for CMPs

    Matsutani, H., Koibuchi, M., Ikebuchi, D., Usami, K., Nakamura, H. & Amano, H., 2010, NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip. p. 61-68 8 p. 5507560. (NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    50 Citations (Scopus)
  • Tutorial: Introduction to interconnection networks from system area network to network on chips

    Amano, H., 2013 Dec 1, Proceedings - 2013 1st International Symposium on Computing and Networking, CANDAR 2013. p. 15-16 2 p. 6726871. (Proceedings - 2013 1st International Symposium on Computing and Networking, CANDAR 2013).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • Trax solver on Zynq with Deep Q-Network

    Sugimoto, N., Mitsuishi, T., Kaneda, T., Tsuruta, C., Sakai, R., Shimura, H. & Amano, H., 2016 Jan 25, 2015 International Conference on Field Programmable Technology, FPT 2015. Institute of Electrical and Electronics Engineers Inc., p. 272-275 4 p. 7393122

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    5 Citations (Scopus)
  • Trax Solver on Zynq using incremental update algorithm

    Nakahara, H., Ohkubo, T., Shimura, H., Sakai, R., Tsuruta, C., Kaneda, T. & Amano, H., 2017 May 15, Proceedings of the 2016 International Conference on Field-Programmable Technology, FPT 2016. Institute of Electrical and Electronics Engineers Inc., p. 323-326 4 p. 7929564

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Trade-off analysis of fine-grained power gating methods for functional units in a CPU

    Wang, W., Ohta, Y., Ishii, Y., Usami, K. & Amano, H., 2012 Jul 25, Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV. 6216587. (Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • Towards unification of accelerated computing and interconnection for extreme-scale computing

    Hanawa, T., Kodama, Y., Boku, T., Amano, H., Murai, H., Umemura, M. & Sato, M., 2015, Applied Reconfigurable Computing - 11th International Symposium, ARC 2015, Proceedings. Diniz, P. C., Sano, K., Hübner, M. & Soudris, D. (eds.). Springer Verlag, p. 463-474 12 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 9040).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Towards tightly-coupled datacenter with free-space optical links

    Hu, Y., Matsutani, H., Hara, H., Amano, H., Fujiwara, I. & Koibuchi, M., 2017 Sep 17, 2017 International Conference on Cloud and Big Data Computing, ICCBDC 2017. Association for Computing Machinery, p. 33-39 7 p. (ACM International Conference Proceeding Series).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Towards an optimized multi FPGA architecture with STDM network: A preliminary study

    Hironaka, K., Doan, N. A. V. & Amano, H., 2018, Applied Reconfigurable Computing: Architectures, Tools, and Applications - 14th International Symposium, ARC 2018, Proceedings. Voros, N., Keramidas, G., Antonopoulos, C., Huebner, M., Diniz, P. C. & Goehringer, D. (eds.). Springer Verlag, p. 142-150 9 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 10824 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • Time and space-multiplexed compilation challenges for dynamically reconfigurable processors

    Toi, T., Awashima, T., Motomura, M. & Amano, H., 2011 Oct 13, 54th IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2011. 6026300. (Midwest Symposium on Circuits and Systems).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • Tightly-coupled multi-layer topologies for 3-D NoCs

    Matsutani, H., Koibuchi, M. & Amano, H., 2007, 2007 International Conference on Parallel Processing, ICPP. 4343882. (Proceedings of the International Conference on Parallel Processing).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    63 Citations (Scopus)
  • Three-dimensional layout of on-chip tree-based networks

    Matsutani, H., Koibuchi, M., Hsu, D. F. & Amano, H., 2008 Aug 15, Proceedings - 9th International Symposium on Parallel Architectures, Algorithms and Networks, I-SPAN 2008. p. 281-288 8 p. 4520228. (Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks, I-SPAN).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    12 Citations (Scopus)
  • The realtime image processing demonstration with CMA-1: An ultra low-power reconfigurable accelerator

    Hironaka, K., Ozaki, N. & Amano, H., 2011 Dec 1, 2011 International Conference on Field-Programmable Technology, FPT 2011. 6132686. (2011 International Conference on Field-Programmable Technology, FPT 2011).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • The preliminary evaluation of MBP-light with two protocol policies for a massively parallel processor-JUMP-1

    Hiroaki, I., Anjo, K., Yamamoto, J., Tanabe, J., Wakabayashi, M., Sato, M., Amano, H. & Hiraki, K., 1999, Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation. Institute of Electrical and Electronics Engineers Inc., p. 268-275 8 p. 750609. (Proceedings - Frontiers 1999, 7th Symposium on the Frontiers of Massively Parallel Computation).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • The evaluation of partial reconfiguration for a multi-board FPGA system FiCSW

    Yamakura, M., Hironaka, K., Azegami, K., Musha, K. & Amano, H., 2019 Jun 6, Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2019. Association for Computing Machinery, 15. (ACM International Conference Proceeding Series).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • The evaluation of dynamic load balancing algorithm on RHiNET-2

    Kitamura, A., Watanabe, K., Otsuka, T. & Amano, H., 2003 Dec 1, Proceedings of the Fifteenth IASTED International Conference on Parallel and Distributed Computing and Sytems. Gonzalez, T. (ed.). 1 ed. p. 262-267 6 p. (Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems; vol. 15, no. 1).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • The design of scalable stochastic biochemical simulator on FPGA

    Yoshimi, M., Osana, Y., Iwaoka, Y., Funahashi, A., Hiroi, N., Shibata, Y., Iwanaga, N., Kitano, H. & Amano, H., 2005 Dec 1, Proceedings - 2005 IEEE International Conference on Field Programmable Technology. p. 339-340 2 p. 1568590. (Proceedings - 2005 IEEE International Conference on Field Programmable Technology; vol. 2005).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)
  • The design and implementation of scalable deep neural network accelerator cores

    Sakamoto, R., Takata, R., Ishii, J., Kondo, M., Nakamura, H., Ohkubo, T., Kojima, T. & Amano, H., 2018 Mar 26, Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017. Institute of Electrical and Electronics Engineers Inc., p. 13-20 8 p. (Proceedings - IEEE 11th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2017; vol. 2018-January).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • TCI Tester: Tester for through Chip Interface

    Kayashima, H. & Amano, H., 2021 Jan 18, Proceedings of the 26th Asia and South Pacific Design Automation Conference, ASP-DAC 2021. Institute of Electrical and Electronics Engineers Inc., p. 103-104 2 p. 3431660. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Task level pipelining with PEACH2: An FPGA switching fabric for high performance computing

    Miyajima, T., Kuhara, T., Hanawa, T., Amano, H. & Boku, T., 2013 Dec 1, FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology. p. 466-469 4 p. 6718416. (FPT 2013 - Proceedings of the 2013 International Conference on Field Programmable Technology).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Switching region analysis for SOTB technology

    Cortes, C. & Amano, H., 2017 Jun 27, 2017 International Caribbean Conference on Devices, Circuits and Systems, ICCDCS 2017. Institute of Electrical and Electronics Engineers Inc., p. 33-36 4 p. 7959717

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • Superpixel accelerator for computer vision applications on arria 10 SoC

    Akagic, A., Buza, E., Turcinhodzic, R., Haseljic, H., Hiroyuki, N. & Amano, H., 2018 Jul 11, Proceedings - 21st IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2018. Institute of Electrical and Electronics Engineers Inc., p. 55-60 6 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    8 Citations (Scopus)
  • Stream applications on the dynamically reconfigurable processor

    Suzuki, M., Hasegawa, Y., Yamada, Y., Kaneko, N., Deguchi, K., Amano, H., Anjo, K., Motomura, M., Wakabayashi, K., Toi, T. & Awashima, T., 2004 Dec 1, Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04. Diessel, O. & Williams, J. (eds.). p. 137-144 8 p. (Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    33 Citations (Scopus)
  • Stabilizing Path Modification of Power-Aware On/Off Interconnection Networks

    Montañana, J. M., Koibuchi, M., Matsutani, H. & Amano, H., 2010 Oct 28, Proceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010. p. 218-227 10 p. 5575649. (Proceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Spatial and temporal granularity limits of body biasing in UTBB-FDSOI

    Kuhn, J. M., Peterson, D., Amano, H., Bringmann, O. & Rosenstiel, W., 2015 Apr 22, Proceedings -Design, Automation and Test in Europe, DATE. Institute of Electrical and Electronics Engineers Inc., Vol. 2015-April. p. 876-879 4 p. 7092508

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    5 Citations (Scopus)
  • Sparse 3-D NoCs with inductive coupling

    Koibuchi, M., Leong, L., Totoki, T., Niwa, N., Matsutani, H., Amano, H. & Casanova, H., 2019 Jun 2, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a49. (Proceedings - Design Automation Conference).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Software environment for WASMII: A data driven machine with a virtual hardware

    Chen, X. Y., Ling, X. P. & Amano, H., 1994, Field-Programmable Logic: Architectures, Synthesis and Applications - 4th International Workshop on Field-Programmable Logic and Applications, FPL 1994, Proceedings. Hartenstein, R. W. & Servit, M. Z. (eds.). Springer Verlag, p. 208-219 12 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 849 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • SNAIL: A multiprocessor based on the simple serial synchronized multistage interconnection network architecture

    Sasahara, M., Terada, J., Zhou, L., Gaye, K., Yamato, J. I., Ogura, S. & Amano, H., 1994 Jan 1, Proceedings of the 1994 International Conference on Parallel Processing, ICPP 1994. Institute of Electrical and Electronics Engineers Inc., p. I117-I120 4115704. (Proceedings of the International Conference on Parallel Processing; vol. 1).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • SLD-1(Silent Large Datapath): A ultra low power reconfigurable accelerator

    Ozaki, N., Usami, K., Amano, H., Namiki, M., Nakamura, H. & Kondo, M., 2011, IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings. 5890918. (IEEE Symposium on Low-Power and High-Speed Chips - 2011 IEEE COOL Chips XIV, Proceedings).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • Significant papers from the first 25 years of the FPL conference

    Leong, P. H. W., Amano, H., Anderson, J., Bertels, K., Cardoso, J. M. P., Diessel, O., Gogniat, G., Hutton, M., Lee, J., Luk, W., Lysaght, P., Platzner, M., Prasanna, V. K., Rissa, T., Silvano, C., So, H. & Wang, Y., 2015 Oct 7, 25th International Conference on Field Programmable Logic and Applications, FPL 2015. Institute of Electrical and Electronics Engineers Inc., 7293747. (25th International Conference on Field Programmable Logic and Applications, FPL 2015).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Shared vs. Snoop: Evaluation of cache structure for single-chip multiprocessors

    Kisuki, T., Wakabayashi, M., Yamamoto, J., Inoue, K. & Amano, H., 1997, Euro-Par 1997 Parallel Processing - Third International Conference, Proceedings. Springer Verlag, p. 793-797 5 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 1300 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • Scalable deep neural network accelerator cores with cubic integration using through chip interface

    Sakamoto, R., Takata, R., Ishii, J., Kondo, M., Nakamura, H., Ohkubo, T., Kojima, T. & Amano, H., 2018 May 29, Proceedings - International SoC Design Conference 2017, ISOCC 2017. Institute of Electrical and Electronics Engineers Inc., p. 155-156 2 p. (Proceedings - International SoC Design Conference 2017, ISOCC 2017).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Run-time power gating of on-chip routers using look-ahead routing

    Matsutani, H., Koibuchi, M., Amano, H. & Wang, D., 2008, 2008 Asia and South Pacific Design Automation Conference, ASP-DAC. p. 55-60 6 p. 4484015. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    68 Citations (Scopus)
  • RSM (RECEIVER SELECTABLE MULTICAST): A COMMUNICATION MECHANISM FOR MULTIPROCESSORS.

    Amano, H., 1987 Jan 1, Unknown Host Publication Title. IEEE, p. 149-156 8 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Routing algorithms based on 2D turn model for irregular networks

    Jouraku, A., Koibuchi, M., Amano, H. & Funahashi, A., 2002, Proceedings - International Symposium on Parallel Architectures, Algorithms and Networks, I-SPAN 2002. Hsu, D. F., Saldana, R. P. & Ibarra, O. H. (eds.). IEEE Computer Society, p. 289-294 6 p. 1004296. (Proceedings of the International Symposium on Parallel Architectures, Algorithms and Networks, I-SPAN; vol. 2002-January).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    13 Citations (Scopus)
  • RoMultiC: Fast and simple configuration data multicasting scheme for coarse grain reconfigurable devices

    Tunbunheng, V., Suzuki, M. & Amano, H., 2005 Dec 1, Proceedings - 2005 IEEE International Conference on Field Programmable Technology. p. 129-136 8 p. 1568536. (Proceedings - 2005 IEEE International Conference on Field Programmable Technology; vol. 2005).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    38 Citations (Scopus)
  • RHiNET A network for high performance parallel computing using locally distributed computers

    Kudoh, T., Nishimura, S., Yamamoto, J., Nishi, H., Tatebe, O. & Amano, H., 1999 Jan 1, Innovative Architecture for Future Generation High-Performance Processors and Systems - 1999 International Workshop on Innovative Architectures, IWIA 1999. Nakashima, H. & Veidenbaum, A. (eds.). IEEE Computer Society, p. 69-73 5 p. 898844. (Proceedings of the Innovative Architecture for Future Generation High-Performance Processors and Systems; vol. 1999-November).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    18 Citations (Scopus)
  • RHiNET-3/SW: An 80-Gbit/s high-speed network switch for distributed parallel computing

    Nishimura, S., Kudoh, T., Nishi, H., Yamamoto, J., Ueno, R., Harasawa, K., Fukuda, S., Shikichi, Y., Akutsu, S., Tasho, K. & Amano, H., 2001 Jan 1, HOT Interconnects 9, HIS 2001. Institute of Electrical and Electronics Engineers Inc., p. 119-123 5 p. 946703. (Proceedings - Symposium on the High Performance Interconnects, Hot Interconnects; vol. 2001-January).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    7 Citations (Scopus)
  • RHiNET/NI: A reconfigurable network interface for cluster computing

    Izu, N., Yokoyama, T., Tsuchiya, J., Watanabe, K. & Amano, H., 2002, Field-Programmable Logic and Applications: Reconfigurable Computing is Going Mainstream - 12th International Conference, FPL 2002, Proceedings. Springer Verlag, p. 1118-1121 4 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 2438 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Research of PE array connection network for cool mega-array

    Uno, R., Ozaki, N. & Amano, H., 2013 Aug 19, Proceedings - 27th International Conference on Advanced Information Networking and Applications Workshops, WAINA 2013. p. 144-149 6 p. 6550387. (Proceedings - 27th International Conference on Advanced Information Networking and Applications Workshops, WAINA 2013).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)