• 2574 Citations
  • 23 h-Index
1983 …2020

Research output per year

If you made any changes in Pure these will be visible here soon.

Research Output

Filter
Article

Dynamic fault recovery in mesh‐connected parallel computers

Yokota, T., Amano, H. & Aiso, H., 1986, In : Systems and Computers in Japan. 17, 7, p. 10-18 9 p.

Research output: Contribution to journalArticle

Dynamic power consumption optimization for inductive-coupling based wireless 3D NoCs

Zhang, H., Matsutani, H., Koibuchi, M. & Amano, H., 2014 Feb 1, In : IPSJ Transactions on System LSI Design Methodology. 7, p. 27-36 10 p.

Research output: Contribution to journalArticle

2 Citations (Scopus)

Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces

Kagami, T., Matsutani, H., Koibuchi, M., Take, Y., Kuroda, T. & Amano, H., 2016 Feb, In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 24, 2, p. 493-506 14 p., 7086053.

Research output: Contribution to journalArticle

15 Citations (Scopus)

Fat H-Tree: A cost-efficient tree-based on-chip network

Matsutani, H., Koibuchi, M., Yamada, Y., Hsu, D. F. & Amano, H., 2009 Jun 4, In : IEEE Transactions on Parallel and Distributed Systems. 20, 8, p. 1126-1141 16 p.

Research output: Contribution to journalArticle

18 Citations (Scopus)

Fault tolerance of the TBSF (Tandem Banyan Switching Fabrics) and PBSF (Piled Banyan Switching Fabrics)

Funahashi, A., Hanawa, T. & Amano, H., 1996 Jan 1, In : IEICE Transactions on Information and Systems. E79-D, 8, p. 1180-1189 10 p.

Research output: Contribution to journalArticle

Fine-grained run-tume power gating through co-optimization of circuit, architecture, and system software design

Nakamura, H., Wang, W., Ohta, Y., Usami, K., Amano, H., Kondo, M. & Namiki, M., 2013 Apr, In : IEICE Transactions on Electronics. E96-C, 4, p. 404-412 9 p.

Research output: Contribution to journalArticle

2 Citations (Scopus)

High-speed fully-adaptable CRC accelerators

Akagic, A. & Amano, H., 2013 Jun, In : IEICE Transactions on Information and Systems. E96-D, 6, p. 1299-1308 10 p.

Research output: Contribution to journalArticle

Implementation of Data Driven Applications on a Multi-Context Reconfigurable Device

Uno, M., Shibata, Y. & Amano, H., 2003 May, In : IEICE Transactions on Information and Systems. E86-D, 5, p. 841-849 9 p.

Research output: Contribution to journalArticle

Iterative synthesis methods estimating programmable-wire congestion in a dynamically reconfigurable processor

Toi, T., Okamoto, T., Awashima, T., Wakabayashi, K. & Amano, H., 2011 Dec, In : IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. E94-A, 12, p. 2619-2627 9 p.

Research output: Contribution to journalArticle

Martini: A network interface controller chip for high performance computing with distributed PCs

Watanabe, K., Otsuka, T., Tsuchiya, J., Nishi, H., Yamamoto, J., Tanabe, N., Kudoh, T. & Amano, H., 2007 Sep 1, In : IEEE Transactions on Parallel and Distributed Systems. 18, 9, p. 1282-1295 14 p.

Research output: Contribution to journalArticle

6 Citations (Scopus)

MINC: Multistage interconnection network with cache control mechanism

Hanawa, T., Kamei, T., Yasukawa, H., Nishimura, K., Amano, H. & Tsudat, N., 1997 Jan 1, In : IEICE Transactions on Information and Systems. E80-D, 9, p. 863-870 8 p.

Research output: Contribution to journalArticle

4 Citations (Scopus)

MMLRU selection function: A simple and efficient output selection function in adaptive routing

Koibuchi, M., Jouraku, A. & Amano, H., 2005 Jan, In : IEICE Transactions on Information and Systems. E88-D, 1, p. 109-118 10 p.

Research output: Contribution to journalArticle

3 Citations (Scopus)

Multi-voltage variable pipeline routers with the same clock frequency for low-power network-on-chips systems

Ahmed, A. B., Matsutani, H., Koibuchi, M., Usami, K. & Amano, H., 2016 Aug 1, In : IEICE Transactions on Electronics. E99C, 8, p. 909-917 9 p.

Research output: Contribution to journalArticle

2 Citations (Scopus)

NCC: A concurrent description language for scientific calculation on multiprocessors

Boku, T., Kudoh, T., Amano, H. & Kimura, T., 1991, In : Systems and Computers in Japan. 22, 12, p. 1-10 10 p.

Research output: Contribution to journalArticle

Neural network parallel computing for multi-layer channel routing problems

Suzuki, K., Amano, H. & Takefuji, Y., 1995 Jul, In : Neurocomputing. 8, 2, p. 141-156 16 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

Novel chip stacking methods to extend both horizontally and vertically for many-core architectures with ThrouChip interface

Nakahara, H., Ozaki, T., Matsutani, H., Koibuchi, M. & Amano, H., 2016 Dec 1, In : IEICE Transactions on Information and Systems. E99D, 12, p. 2871-2880 10 p.

Research output: Contribution to journalArticle

2 Citations (Scopus)

Optimization of body biasing for variable pipelined coarse-grained reconfigurable architectures

Kojima, T., Ando, N., Okuhara, H., Doan, N. A. V. & Amano, H., 2018 Jun 1, In : IEICE Transactions on Information and Systems. E101D, 6, p. 1532-1540 9 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

Partial reconfiguration of flux limiter functions in MUSCL scheme using FPGA

Abu Talip, M. S., Akamine, T., Osana, Y., Fujita, N. & Amano, H., 2012 Oct, In : IEICE Transactions on Information and Systems. E95-D, 10, p. 2369-2376 8 p.

Research output: Contribution to journalArticle

Path selection algorithm: The strategy for designing deterministic routing from alternative paths

Koibuchi, M., Jouraku, A. & Amano, H., 2005 Jan 1, In : Parallel Computing. 31, 1, p. 117-130 14 p.

Research output: Contribution to journalArticle

4 Citations (Scopus)

Performance, area, and power evaluations of ultrafine-grained run-time power-gating routers for CMPs

Matsutani, H., Koibuchi, M., Ikebuchi, D., Usami, K., Nakamura, H. & Amano, H., 2011 Apr 1, In : IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems. 30, 4, p. 520-533 14 p., 5737865.

Research output: Contribution to journalArticle

29 Citations (Scopus)

Performance analysis of parallel machines using multi‐read memory

Amano, H., Chikawa, J., Yoshida, T. & Also, H., 1985, In : Systems and Computers in Japan. 16, 3, p. 29-37 9 p.

Research output: Contribution to journalArticle

Performance evaluation of deterministic routings, multicasts, and topologies on RHiNET-2 cluster

Koibuchi, M., Watanabe, K., Otsuka, T. & Amano, H., 2005 Aug 1, In : IEEE Transactions on Parallel and Distributed Systems. 16, 8, p. 747-759 13 p.

Research output: Contribution to journalArticle

7 Citations (Scopus)

Performance Evaluation of Instruction Set Architecture of MBP-Light in JUMP-1

Suzuki, N. & Amano, H., 2003 Oct, In : IEICE Transactions on Information and Systems. E86-D, 10, p. 1996-2005 10 p.

Research output: Contribution to journalArticle

Performance evaluation of SNAIL: A multiprocessor based on the Simple Serial Synchronized Multistage Interconnection Network architecture

Yamamoto, J., Fujiwara, T., Komeda, T., Kamei, T., Hanawa, T. & Amano, H., 1999 Sep, In : Parallel Computing. 25, 9, p. 1081-1103 23 p.

Research output: Contribution to journalArticle

3 Citations (Scopus)

Pot: A General Purpose Monitor for Parallel Computers

Kanamori, Y., Minabe, O., Wakabayashi, M. & Amano, H., 2003 Oct, In : IEICE Transactions on Information and Systems. E86-D, 10, p. 2025-2033 9 p.

Research output: Contribution to journalArticle

Power Optimization Methodology for Ultralow Power Microcontroller With Silicon on Thin BOX MOSFET

Okuhara, H., Fujita, Y., Usami, K. & Amano, H., 2016 Dec 30, (Accepted/In press) In : IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

Research output: Contribution to journalArticle

10 Citations (Scopus)

Prediction router: A low-latency on-chip router architecture with multiple predictors

Matsutani, H., Koibuchi, M., Amano, H. & Yoshinaga, T., 2011 May 5, In : IEEE Transactions on Computers. 60, 6, p. 783-799 17 p., 5703069.

Research output: Contribution to journalArticle

17 Citations (Scopus)

Proxy responses by FPGA-based switch for MapReduce stragglers

Mitsuzuka, K., Koibuchi, M., Amano, H. & Matsutani, H., 2018 Sep 1, In : IEICE Transactions on Information and Systems. E101D, 9, p. 2258-2268 11 p.

Research output: Contribution to journalArticle

2 Citations (Scopus)

Reconfigurable out-of-order system for fluid dynamics computation using unstructured mesh

Akamine, T., Abu Talip, M. S., Osana, Y., Fujita, N. & Amano, H., 2014 May, In : IEICE Transactions on Information and Systems. E96-D, 5, p. 1225-1234 10 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

ReCSiP: An FPGA-based general-purpose biochemical simulator

Osana, Y., Yoshimi, M., Iwaoka, Y., Kojima, T., Nishikawa, Y., Funahashi, A., Hiroi, N., Shibata, Y., Iwanaga, N., Kitano, H. & Amano, H., 2007 Jul 1, In : Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi). 90, 7, p. 1-10 10 p.

Research output: Contribution to journalArticle

10 Citations (Scopus)

Recursive diagonal torus: An interconnection network for massively parallel computers

Yang, Y., Funahashi, A., Jouraku, A., Nishi, H., Amano, H. & Sueyoshi, T., 2001 Jul 1, In : IEEE Transactions on Parallel and Distributed Systems. 12, 7, p. 701-715 15 p.

Research output: Contribution to journalArticle

55 Citations (Scopus)

Recursive diagonal torus (RDT): An interconnection network for the massively parallel computers

Yang, Y., Amano, H., Shibamura, H. & Sueyoshi, T., 1996 Aug, In : Systems and Computers in Japan. 27, 9, p. 43-54 12 p.

Research output: Contribution to journalArticle

Scalable Networks-on-Chip with Elastic Links Demarcated by Decentralized Routers

Yasudo, R., Matsutani, H., Koibuchi, M., Amano, H. & Nakamura, T., 2017 Apr 1, In : IEEE Transactions on Computers. 66, 4, p. 702-716 15 p., 7562562.

Research output: Contribution to journalArticle

2 Citations (Scopus)

The first 25 years of the FPL conference: Significant papers

Leong, P. H. W., Amano, H., Anderson, J., Bertels, K., Cardoso, J. M. P., Diessel, O., Gogniat, G., Hutton, M., Lee, J., Luk, W., Lysaght, P., Platzner, M., Prasanna, V. K., Rissa, T., Silvano, C., So, H. K. H. & Wang, Y., 2017 Mar, In : ACM Transactions on Reconfigurable Technology and Systems. 10, 2, 15.

Research output: Contribution to journalArticle

1 Citation (Scopus)

The MDX (Multi-Dimensional X'bar): A class of networks for large scale multiprocessors

Murata, A., Boku, T. & Amano, H., 1996 Jan 1, In : IEICE Transactions on Information and Systems. E79-D, 8, p. 1116-1123 8 p.

Research output: Contribution to journalArticle

The performance of SNAIL-2 (a SSS-MIN connected multiprocessor with cache coherent mechanism)

Midorikawa, T., Shiraishi, D., Shigeno, M., Tanabe, Y., Hanawa, T. & Amano, H., 2005 Mar 1, In : Parallel Computing. 31, 3-4, p. 352-370 19 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

The RDT Router Chip: A Versatile Router for Supporting a Distributed Shared Memory

Nishü, H., Anjqt, K. I., Kudoh, T. & Amano, H., 1997 Jan 1, In : IEICE Transactions on Information and Systems. E80-D, 9, p. 854-861 8 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)

Umessage transfer algorithms an the recursive diagonal torus

Yang, Y. & Amano, H., 1996 Jan 1, In : IEICE Transactions on Information and Systems. E79-D, 2, p. 107-116 10 p.

Research output: Contribution to journalArticle

8 Citations (Scopus)

Vertical link on/off regulations for inductive-coupling based wireless 3-D NoCs

Zhang, H., Matsutani, H., Take, Y., Kuroda, T. & Amano, H., 2013 Dec, In : IEICE Transactions on Information and Systems. E96-D, 12, p. 2753-2764 12 p.

Research output: Contribution to journalArticle

VLSI SWITCH FOR A DIGITAL PBX.

Purba, S. H., Amano, H., Shobatake, Y. & Aiso, H., 1986 Jul 1, In : Transactions of the Institute of Electronics and Communication Engineers of Japan. Section E. E69, 7, p. 771-774 4 p.

Research output: Contribution to journalArticle

WASMII: An MPLD with data-driven control on a virtual hardware

Ling, X. & Amano, H., 1995 Sep 1, In : The Journal of Supercomputing. 9, 3, p. 253-276 24 p.

Research output: Contribution to journalArticle

11 Citations (Scopus)

Wavelength division multiple access ring - Virtual topology on a simple ring network

Donc, X., Kudoh, T. & Amano, H., 1998 Jan 1, In : IEICE Transactions on Information and Systems. E81-D, 4, p. 345-354 10 p.

Research output: Contribution to journalArticle

1 Citation (Scopus)