Calculated based on number of publications stored in Pure and citations from Scopus
20052022

Research activity per year

If you made any changes in Pure these will be visible here soon.
Filter
Conference contribution

Search results

  • Conference contribution

    3D layout of spidergon, flattened butterfly and dragonfly on a chip stack with inductive coupling through chip interface

    Nakahara, H., Yasudo, R., Matsutani, H., Amano, H. & Koibuchi, M., 2017 Nov 27, Proceedings - 14th International Symposium on Pervasive Systems, Algorithms and Networks, I-SPAN 2017, 11th International Conference on Frontier of Computer Science and Technology, FCST 2017 and 3rd International Symposium of Creative Computing, ISCC 2017. Institute of Electrical and Electronics Engineers Inc., p. 52-59 8 p. (Proceedings - 14th International Symposium on Pervasive Systems, Algorithms and Networks, I-SPAN 2017, 11th International Conference on Frontier of Computer Science and Technology, FCST 2017 and 3rd International Symposium of Creative Computing, ISCC 2017; vol. 2017-November).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • 3D Shared Bus Architecture Using Inductive Coupling Interconnect

    Nomura, A., Fujita, Y., Matsutani, H. & Amano, H., 2015 Nov 11, Proceedings - IEEE 9th International Symposium on Embedded Multicore/Manycore SoCs, MCSoC 2015. Institute of Electrical and Electronics Engineers Inc., p. 259-266 8 p. 7328213

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • A case for random shortcut topologies for HPC interconnects

    Koibuchi, M., Matsutani, H., Amano, H., Hsu, D. F. & Casanova, H., 2012, 2012 39th Annual International Symposium on Computer Architecture, ISCA 2012. p. 177-188 12 p. 6237016. (Proceedings - International Symposium on Computer Architecture).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    100 Citations (Scopus)
  • A Case for Remote GPUs over 10GbE Network for VR Applications

    Morishima, S., Okazaki, M. & Matsutani, H., 2017 Jun 7, Proceedings of the 8th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2017. Association for Computing Machinery, 19. (ACM International Conference Proceeding Series).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • A Case for Uni-directional Network Topologies in Large-Scale Clusters

    Koibuchi, M., Totoki, T., Matsutani, H., Amano, H., Chaix, F., Fujiwara, I. & Casanova, H., 2017 Sep 22, Proceedings - 2017 IEEE International Conference on Cluster Computing, CLUSTER 2017. Institute of Electrical and Electronics Engineers Inc., p. 178-187 10 p. 8048929. (Proceedings - IEEE International Conference on Cluster Computing, ICCC; vol. 2017-September).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • A case for wireless 3D NoCs for CMPs

    Matsutani, H., Bogdan, P., Marculescu, R., Take, Y., Sasaki, D., Zhang, H., Koibuchi, M., Kuroda, T. & Amano, H., 2013 May 20, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013. p. 23-28 6 p. 6509553. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    41 Citations (Scopus)
  • Accelerating Blockchain Search of Full Nodes Using GPUs

    Morishima, S. & Matsutani, H., 2018 Jun 6, Proceedings - 26th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2018. Kotenko, I., Merelli, I. & Lio, P. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 244-248 5 p. (Proceedings - 26th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing, PDP 2018).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    35 Citations (Scopus)
  • Accelerating blockchain transfer system using FPGA-Based NIC

    Sakakibara, Y., Tokusashi, Y., Morishima, S. & Matsutani, H., 2019 Mar 20, Proceedings - 16th IEEE International Symposium on Parallel and Distributed Processing with Applications, 17th IEEE International Conference on Ubiquitous Computing and Communications, 8th IEEE International Conference on Big Data and Cloud Computing, 11th IEEE International Conference on Social Computing and Networking and 8th IEEE International Conference on Sustainable Computing and Communications, ISPA/IUCC/BDCloud/SocialCom/SustainCom 2018. Chen, J. & Yang, L. T. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 171-178 8 p. 8672299. (Proceedings - 16th IEEE International Symposium on Parallel and Distributed Processing with Applications, 17th IEEE International Conference on Ubiquitous Computing and Communications, 8th IEEE International Conference on Big Data and Cloud Computing, 11th IEEE International Conference on Social Computing and Networking and 8th IEEE International Conference on Sustainable Computing and Communications, ISPA/IUCC/BDCloud/SocialCom/SustainCom 2018).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • Accelerating Deep Learning using Multiple GPUs and FPGA-Based 10GbE Switch

    Itsubo, T., Koibuchi, M., Amano, H. & Matsutani, H., 2020 Mar, Proceedings - 2020 28th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2020. Institute of Electrical and Electronics Engineers Inc., p. 102-109 8 p. 9092145. (Proceedings - 2020 28th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2020).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)
  • Accelerating Distributed Deep Reinforcement Learning by In-Network Experience Sampling

    Furukawa, M. & Matsutani, H., 2022, Proceedings - 30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022. Gonzalez-Escribano, A., Garcia, J. D., Torquati, M. & Skavhaug, A. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 75-82 8 p. (Proceedings - 30th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2022).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Accelerating ODE-Based Neural Networks on Low-Cost FPGAs

    Watanabe, H. & Matsutani, H., 2021 Jun, 2021 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2021 - In conjunction with IEEE IPDPS 2021. Institute of Electrical and Electronics Engineers Inc., p. 88-95 8 p. 9460571. (2021 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2021 - In conjunction with IEEE IPDPS 2021).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • Accelerating online change-point detection algorithm using 10 GbE FPGA NIC

    Iwata, T., Nakamura, K., Tokusashi, Y. & Matsutani, H., 2019, Euro-Par 2018: Parallel Processing Workshops - Euro-Par 2018 International Workshops, Revised Selected Papers. Mencagli, G. & Heras, D. B. (eds.). Springer Verlag, p. 506-517 12 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 11339 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    5 Citations (Scopus)
  • Accelerating spark RDD operations with local and remote GPU devices

    Ohno, Y., Morishima, S. & Matsutani, H., 2016 Jul 2, Proceedings - 22nd IEEE International Conference on Parallel and Distributed Systems, ICPADS 2016. Liao, X., Lovas, R., Shen, X. & Zheng, R. (eds.). IEEE Computer Society, p. 791-799 9 p. 7823823. (Proceedings of the International Conference on Parallel and Distributed Systems - ICPADS; vol. 0).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    17 Citations (Scopus)
  • Acceleration of anomaly detection in blockchain using in-GPU Cache

    Morishima, S. & Matsutani, H., 2019 Mar 20, Proceedings - 16th IEEE International Symposium on Parallel and Distributed Processing with Applications, 17th IEEE International Conference on Ubiquitous Computing and Communications, 8th IEEE International Conference on Big Data and Cloud Computing, 11th IEEE International Conference on Social Computing and Networking and 8th IEEE International Conference on Sustainable Computing and Communications, ISPA/IUCC/BDCloud/SocialCom/SustainCom 2018. Chen, J. & Yang, L. T. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 244-251 8 p. 8672252. (Proceedings - 16th IEEE International Symposium on Parallel and Distributed Processing with Applications, 17th IEEE International Conference on Ubiquitous Computing and Communications, 8th IEEE International Conference on Big Data and Cloud Computing, 11th IEEE International Conference on Social Computing and Networking and 8th IEEE International Conference on Sustainable Computing and Communications, ISPA/IUCC/BDCloud/SocialCom/SustainCom 2018).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • ACRO: Assignment of channels in reverse order to make arbitrary routing deadlock-free

    Kawano, R., Nakahara, H., Tade, S., Fujiwara, I., Matsutani, H., Koibuchi, M. & Amano, H., 2016 Aug 23, 2016 IEEE/ACIS 15th International Conference on Computer and Information Science, ICIS 2016 - Proceedings. Uehara, K. & Nakamura, M. (eds.). Institute of Electrical and Electronics Engineers Inc., 7550818. (2016 IEEE/ACIS 15th International Conference on Computer and Information Science, ICIS 2016 - Proceedings).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • Adaptive body bias control scheme for ultra low-power network-on-chip systems

    Ben Ahmed, A., Okuhara, H., Matsutani, H., Koibuchi, M. & Amano, H., 2018 Nov 16, Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018. Institute of Electrical and Electronics Engineers Inc., p. 146-153 8 p. 8540227. (Proceedings - 2018 IEEE 12th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2018).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • Adding slow-silent virtual channels for low-power on-chip networks

    Matsutani, H., Koibuchi, M., Wang, D. & Amano, H., 2008, Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008. p. 23-32 10 p. 4492722. (Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    38 Citations (Scopus)
  • A deadlock-free non-minimal fully adaptive routing using virtual cut-through switching

    Nishikawa, Y., Koibuchi, M., Matsutani, H. & Amano, H., 2010 Oct 27, Proceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010. p. 431-438 8 p. 5575700. (Proceedings - 2010 IEEE International Conference on Networking, Architecture and Storage, NAS 2010).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • A dynamic link-width optimization for network-on-chip

    Wang, D., Koibuchi, M., Yoneda, T., Matsutani, H. & Amano, H., 2011 Dec 1, Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011. p. 106-108 3 p. 602900. (Proceedings - 1st International Workshop on Cyber-Physical Systems, Networks, and Applications, CPSNA 2011, Workshop Held During RTCSA 2011; vol. 2).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • A lightweight fault-tolerant mechanism for network-on-chip

    Koibuchi, M., Matsutani, H., Amano, H. & Pinkston, T. M., 2008 May 28, Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008. p. 13-22 10 p. 4492721. (Proceedings - Second IEEE International Symposium on Networks-on-Chip, NOCS 2008).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    116 Citations (Scopus)
  • A link removal methodology for networks-on-chip on reconfigurable systems

    Wang, D., Matsutani, H., Arnano, H. & Koibuchi, M., 2008 Nov 3, Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL. p. 269-274 6 p. 4629943. (Proceedings - 2008 International Conference on Field Programmable Logic and Applications, FPL).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    10 Citations (Scopus)
  • A low-power fault-tolerant noc using error correction and detection codes

    Kojima, Y., Matsutani, H., Koibuchi, M. & Amano, H., 2010 Jan 1, Proceedings of the 9th IASTED International Conference on Parallel and Distributed Computing and Networks, PDCN 2010. Acta Press, p. 111-118 8 p. (Proceedings of the 9th IASTED International Conference on Parallel and Distributed Computing and Networks, PDCN 2010).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • A low-power link speed control method on distributed real-time systems

    Kumura, Y., Suito, K., Matsutani, H. & Yamasaki, N., 2013 Jan 1, Proceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013. IEEE Computer Society, p. 49-54 6 p. 6657903. (Proceedings - IEEE 7th International Symposium on Embedded Multicore/Manycore System-on-Chip, MCSoC 2013).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • A metamorphotic Network-on-Chip for various types of parallel applications

    Tade, S., Matsutani, H., Amano, H. & Koibuchi, M., 2015 Sep 8, Proceedings of the International Conference on Application-Specific Systems, Architectures and Processors. Institute of Electrical and Electronics Engineers Inc., Vol. 2015-September. p. 98-105 8 p. 7245715

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • A multilevel NOSQL cache design combining In-NIC and In-Kernel caches

    Tokusashi, Y. & Matsutani, H., 2016 Dec 28, Proceedings - 2016 IEEE 24th Annual Symposium on High-Performance Interconnects, HOTI 2016. Institute of Electrical and Electronics Engineers Inc., p. 60-67 8 p. 7801439. (Proceedings - 2016 IEEE 24th Annual Symposium on High-Performance Interconnects, HOTI 2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    14 Citations (Scopus)
  • A multi-Vdd dynamic variable-pipeline on-chip router for CMPs

    Matsutani, H., Hirata, Y., Koibuchi, M., Usami, K., Nakamura, H. & Amano, H., 2012, ASP-DAC 2012 - 17th Asia and South Pacific Design Automation Conference. p. 407-412 6 p. 6164982. (Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    16 Citations (Scopus)
  • An adaptive abnormal behavior detection using online sequential learning

    Ito, R., Tsukada, M., Kondo, M. & Matsutani, H., 2019 Aug, Proceedings - 22nd IEEE International Conference on Computational Science and Engineering and 17th IEEE International Conference on Embedded and Ubiquitous Computing, CSE/EUC 2019. Qiu, M. (ed.). Institute of Electrical and Electronics Engineers Inc., p. 436-440 5 p. 8919512. (Proceedings - 22nd IEEE International Conference on Computational Science and Engineering and 17th IEEE International Conference on Embedded and Ubiquitous Computing, CSE/EUC 2019).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    8 Citations (Scopus)
  • An adaptive cryptographic accelerator for IPsec on dynamically reconfigurable processor

    Hasegawa, Y., Abe, S., Matsutani, H., Amano, H., Anjo, K. & Awashima, T., 2005, Proceedings - 2005 IEEE International Conference on Field Programmable Technology. p. 163-170 8 p. 1568541. (Proceedings - 2005 IEEE International Conference on Field Programmable Technology; vol. 2005).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    18 Citations (Scopus)
  • An Area-Efficient Implementation of Recurrent Neural Network Core for Unsupervised Anomaly Detection

    Sakuma, T. & Matsutani, H., 2020 Apr, IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS 2020 - Proceedings. Institute of Electrical and Electronics Engineers Inc., 9097631. (IEEE Symposium on Low-Power and High-Speed Chips and Systems, COOL CHIPS 2020 - Proceedings).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • An Edge Attribute-Wise Partitioning and Distributed Processing of R-GCN Using GPUs

    Kibata, T., Tsukada, M. & Matsutani, H., 2021, Euro-Par 2020: Parallel Processing Workshops - Euro-Par 2020 International Workshops, 2020, Revised Selected Papers. Balis, B., B. Heras, D., Antonelli, L., Bracciali, A., Gruber, T., Hyun-Wook, J., Kuhn, M., Scott, S. L., Unat, D. & Wyrzykowski, R. (eds.). Springer Science and Business Media Deutschland GmbH, p. 122-134 13 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 12480 LNCS).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • An efficient path setup for a hybrid photonic Network-on-Chip

    Adi, C. A. D., Matsutani, H., Koibuchi, M., Irie, H., Miyoshi, T. & Yoshinaga, T., 2010 Dec 1, Proceedings - 2010 1st International Conference on Networking and Computing, ICNC 2010. p. 156-161 6 p. 5695227. (Proceedings - 2010 1st International Conference on Networking and Computing, ICNC 2010).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    6 Citations (Scopus)
  • An FPGA-based In-NIC Cache Approach for Lazy Learning Outlier Filtering

    Hayashi, A. & Matsutani, H., 2017 Apr 26, Proceedings - 2017 25th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2017. Institute of Electrical and Electronics Engineers Inc., p. 15-22 8 p. 7912620. (Proceedings - 2017 25th Euromicro International Conference on Parallel, Distributed and Network-Based Processing, PDP 2017).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • An FPGA-based low-latency network processing for spark streaming

    Nakamura, K., Hayashi, A. & Matsutani, H., 2016, Proceedings - 2016 IEEE International Conference on Big Data, Big Data 2016. Ak, R., Karypis, G., Xia, Y., Hu, X. T., Yu, P. S., Joshi, J., Ungar, L., Liu, L., Sato, A-H., Suzumura, T., Rachuri, S., Govindaraju, R. & Xu, W. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 2410-2415 6 p. 7840876. (Proceedings - 2016 IEEE International Conference on Big Data, Big Data 2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    5 Citations (Scopus)
  • An FPGA-Based On-Device Reinforcement Learning Approach using Online Sequential Learning

    Watanabe, H., Tsukada, M. & Matsutani, H., 2021 Jun, 2021 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2021 - In conjunction with IEEE IPDPS 2021. Institute of Electrical and Electronics Engineers Inc., p. 96-103 8 p. 9460695. (2021 IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2021 - In conjunction with IEEE IPDPS 2021).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    3 Citations (Scopus)
  • An FPGA NIC Based Hardware Caching for Blockchain

    Sakakibara, Y., Nakamura, K. & Matsutani, H., 2017 Jun 7, Proceedings of the 8th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, HEART 2017. Association for Computing Machinery, 1. (ACM International Conference Proceeding Series).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    8 Citations (Scopus)
  • An in-kernel NOSQL cache for range queries using FPGA NIC

    Tamura, K. & Matsutani, H., 2016 Jul 20, 2016 International Conference on FPGA Reconfiguration for General-Purpose Computing, FPGA4GPC 2016. Haase, J. & Meyer, D. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 13-18 6 p. 7518528. (2016 International Conference on FPGA Reconfiguration for General-Purpose Computing, FPGA4GPC 2016).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • An In-Network Parameter Aggregation using DPDK for Multi-GPU Deep Learning

    Furukawa, M., Itsubo, T. & Matsutani, H., 2020 Nov, Proceedings - 2020 8th International Symposium on Computing and Networking, CANDAR 2020. Institute of Electrical and Electronics Engineers Inc., p. 108-114 7 p. 09394352. (Proceedings - 2020 8th International Symposium on Computing and Networking, CANDAR 2020).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • An on/off link activation method for low-power ethernet in PC clusters

    Koibuchi, M., Otsuka, T., Matsutani, H. & Amano, H., 2009, IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium. 5161069. (IPDPS 2009 - Proceedings of the 2009 IEEE International Parallel and Distributed Processing Symposium).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    13 Citations (Scopus)
  • An trace-driven performance prediction method for exploring noc design optimization

    Niwa, N., Totoki, T., Matsutani, H., Koibuchi, M. & Amano, H., 2018 Dec 26, Proceedings - 2018 6th International Symposium on Computing and Networking Workshops, CANDARW 2018. Institute of Electrical and Electronics Engineers Inc., p. 182-185 4 p. 8590896. (Proceedings - 2018 6th International Symposium on Computing and Networking Workshops, CANDARW 2018).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • A routing strategy for inductive-coupling based wireless 3-D NoCs by maximizing topological regularity

    Sasaki, D., Zhang, H., Matsutani, H., Koibuchi, M. & Amano, H., 2013, Algorithms and Architectures for Parallel Processing - 13th International Conference, ICA3PP 2013, Proceedings. PART 2 ed. p. 77-85 9 p. (Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics); vol. 8286 LNCS, no. PART 2).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • A scalable 3D heterogeneous multi-core processor with inductive-coupling thruchip interface

    Miura, N., Koizumi, Y., Sasaki, E., Take, Y., Matsutani, H., Kuroda, T., Amano, H., Sakamoto, R., Namiki, M., Usami, K., Kondo, M. & Nakamura, H., 2013 May 24, 2013 IEEE Hot Chips 25 Symposium, HCS 2013. Institute of Electrical and Electronics Engineers Inc., 7478328. (2013 IEEE Hot Chips 25 Symposium, HCS 2013).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

  • A scalable 3D heterogeneous multi-core processor with inductive-coupling ThruChip interface

    Miura, N., Koizumi, Y., Sasaki, E., Take, Y., Matsutani, H., Kuroda, T., Amano, H., Sakamoto, R., Namiki, M., Usami, K., Kondo, M. & Nakamura, H., 2013 Aug 15, IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI. 6547916. (IEEE Symposium on Low-Power and High-Speed Chips - Proceedings for 2013 COOL Chips XVI).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • A Selective Model Aggregation Approach in Federated Learning for Online Anomaly Detection

    Qin, Y., Matsutani, H. & Kondo, M., 2020 Nov, Proceedings - IEEE Congress on Cybermatics: 2020 IEEE International Conferences on Internet of Things, iThings 2020, IEEE Green Computing and Communications, GreenCom 2020, IEEE Cyber, Physical and Social Computing, CPSCom 2020 and IEEE Smart Data, SmartData 2020. Institute of Electrical and Electronics Engineers Inc., p. 684-691 8 p. 9291636. (Proceedings - IEEE Congress on Cybermatics: 2020 IEEE International Conferences on Internet of Things, iThings 2020, IEEE Green Computing and Communications, GreenCom 2020, IEEE Cyber, Physical and Social Computing, CPSCom 2020 and IEEE Smart Data, SmartData 2020).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • A temporal correlation based port combination methodology for Networks-on-Chip on reconfigurable systems

    Wang, D., Matsutani, H., Amano, H. & Koibuchi, M., 2007, Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL. p. 383-388 6 p. 4380676. (Proceedings - 2007 International Conference on Field Programmable Logic and Applications, FPL).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    4 Citations (Scopus)
  • Augmenting low-latency HPC network with free-space optical links

    Fujiwara, I., Koibuchi, M., Ozaki, T., Matsutani, H. & Casanova, H., 2015 Mar 6, 2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015. Institute of Electrical and Electronics Engineers Inc., p. 390-401 12 p. 7056049. (2015 IEEE 21st International Symposium on High Performance Computer Architecture, HPCA 2015).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    24 Citations (Scopus)
  • A unified accelerator design for LiDAR SLAM algorithms for low-end FPGAs

    Sugiura, K. & Matsutani, H., 2021, 2021 International Conference on Field-Programmable Technology, ICFPT 2021. Institute of Electrical and Electronics Engineers Inc., (2021 International Conference on Field-Programmable Technology, ICFPT 2021).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    2 Citations (Scopus)
  • A variable-pipeline on-chip router optimized to traffic pattern

    Hirata, Y., Matsutani, H., Koibuchi, M. & Amano, H., 2010, 3rd International Workshop on Network on Chip Architectures, NoCArc 2010, in Conjunction with the 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-43. p. 57-62 6 p. (3rd International Workshop on Network on Chip Architectures, NoCArc 2010, in Conjunction with the 43rd Annual IEEE/ACM International Symposium on Microarchitecture, MICRO-43).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    7 Citations (Scopus)
  • A vertical bubble flow network using inductive-coupling for 3-D CMPs

    Matsutani, H., Take, Y., Sasaki, D., Kimura, M., Ono, Y., Nishiyama, Y., Koibuchi, M., Kuroda, T. & Amano, H., 2011, NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip. p. 49-56 8 p. (NOCS 2011: The 5th ACM/IEEE International Symposium on Networks-on-Chip).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    17 Citations (Scopus)
  • A Virtual-Channel Free Mapping for Application-Specific On-Chip Torus Networks

    Matsutani, H., Koibuchi, M. & Amano, H., 2006, 19th International Conference on Parallel and Distributed Computing Systems 2006, PDCS 2006. International Society for Computers and Their Applications (ISCA), p. 24-31 8 p. (19th International Conference on Parallel and Distributed Computing Systems 2006, PDCS 2006).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)
  • AxNoC: Low-power Approximate Network-on-Chips using Critical-Path Isolation

    Ahmed, A. B., Fujiki, D., Matsutani, H., Koibuchi, M. & Amano, H., 2018 Oct 26, 2018 12th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2018. Institute of Electrical and Electronics Engineers Inc., 8512158. (2018 12th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2018).

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    25 Citations (Scopus)