∑ΔADC with fractional sample rate conversion for software defined radio receiver

Akira Tanaka, Mamiko Inamori, Yukitoshi Sanada

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

An analog-to-digital converter (∑ΔADC) in a software defined radio (SDR) receiver must be able to support the specifications of various wireless standards. It should also work with the low power supply voltage of CMOS circuits. A ∑ΔADC is one of the solutions for the SDR receiver. However, the power consumption of the circuits, such as a lowpass filter (LPF) and a decimator after the modulator is large due to the high sampling speed. On the other hand, since a different wireless communication standard has a different master clock rate, it is necessary to provide the clock rate suitable for each standard. As a solution for the problem, direct insertion/deletion based sample rate conversion (SRC) has been proposed. Nevertheless, in order to apply this method to the ∑ΔADC, the problem of the high clock speed in the circuits of the LPF after modulator remains. In this paper, a novel ∑ΔADC with fractional SRC is proposed. In the proposed scheme, SRC and filtering are combined. By filtering and decimating the output of the modulator in parallel with Q transversal filters the clock speed of the circuits of the SRC and the LPF can be reduced P times for Q/P SRC.

Original languageEnglish
Title of host publicationProceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011
Pages151-155
Number of pages5
DOIs
Publication statusPublished - 2011
Event2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011 - Osaka, Japan
Duration: 2011 Jun 12011 Jun 3

Other

Other2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011
CountryJapan
CityOsaka
Period11/6/111/6/3

Fingerprint

Radio receivers
Digital to analog conversion
Clocks
radio
recipient
Modulators
Networks (circuits)
Transversal filters
Electric power utilization
Sampling
Specifications
software
Communication
supply
Electric potential
communication

Keywords

  • ∑ΔADC
  • Direct Insertion/Deletion
  • Fractional SRC
  • SDR

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Communication

Cite this

Tanaka, A., Inamori, M., & Sanada, Y. (2011). ∑ΔADC with fractional sample rate conversion for software defined radio receiver. In Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011 (pp. 151-155). [6030766] https://doi.org/10.4108/icst.crowncom.2011.245770

∑ΔADC with fractional sample rate conversion for software defined radio receiver. / Tanaka, Akira; Inamori, Mamiko; Sanada, Yukitoshi.

Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011. 2011. p. 151-155 6030766.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tanaka, A, Inamori, M & Sanada, Y 2011, ∑ΔADC with fractional sample rate conversion for software defined radio receiver. in Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011., 6030766, pp. 151-155, 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011, Osaka, Japan, 11/6/1. https://doi.org/10.4108/icst.crowncom.2011.245770
Tanaka A, Inamori M, Sanada Y. ∑ΔADC with fractional sample rate conversion for software defined radio receiver. In Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011. 2011. p. 151-155. 6030766 https://doi.org/10.4108/icst.crowncom.2011.245770
Tanaka, Akira ; Inamori, Mamiko ; Sanada, Yukitoshi. / ∑ΔADC with fractional sample rate conversion for software defined radio receiver. Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011. 2011. pp. 151-155
@inproceedings{e947654c15044bc7a5fc347c987379d6,
title = "∑ΔADC with fractional sample rate conversion for software defined radio receiver",
abstract = "An analog-to-digital converter (∑ΔADC) in a software defined radio (SDR) receiver must be able to support the specifications of various wireless standards. It should also work with the low power supply voltage of CMOS circuits. A ∑ΔADC is one of the solutions for the SDR receiver. However, the power consumption of the circuits, such as a lowpass filter (LPF) and a decimator after the modulator is large due to the high sampling speed. On the other hand, since a different wireless communication standard has a different master clock rate, it is necessary to provide the clock rate suitable for each standard. As a solution for the problem, direct insertion/deletion based sample rate conversion (SRC) has been proposed. Nevertheless, in order to apply this method to the ∑ΔADC, the problem of the high clock speed in the circuits of the LPF after modulator remains. In this paper, a novel ∑ΔADC with fractional SRC is proposed. In the proposed scheme, SRC and filtering are combined. By filtering and decimating the output of the modulator in parallel with Q transversal filters the clock speed of the circuits of the SRC and the LPF can be reduced P times for Q/P SRC.",
keywords = "∑ΔADC, Direct Insertion/Deletion, Fractional SRC, SDR",
author = "Akira Tanaka and Mamiko Inamori and Yukitoshi Sanada",
year = "2011",
doi = "10.4108/icst.crowncom.2011.245770",
language = "English",
isbn = "9781936968190",
pages = "151--155",
booktitle = "Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011",

}

TY - GEN

T1 - ∑ΔADC with fractional sample rate conversion for software defined radio receiver

AU - Tanaka, Akira

AU - Inamori, Mamiko

AU - Sanada, Yukitoshi

PY - 2011

Y1 - 2011

N2 - An analog-to-digital converter (∑ΔADC) in a software defined radio (SDR) receiver must be able to support the specifications of various wireless standards. It should also work with the low power supply voltage of CMOS circuits. A ∑ΔADC is one of the solutions for the SDR receiver. However, the power consumption of the circuits, such as a lowpass filter (LPF) and a decimator after the modulator is large due to the high sampling speed. On the other hand, since a different wireless communication standard has a different master clock rate, it is necessary to provide the clock rate suitable for each standard. As a solution for the problem, direct insertion/deletion based sample rate conversion (SRC) has been proposed. Nevertheless, in order to apply this method to the ∑ΔADC, the problem of the high clock speed in the circuits of the LPF after modulator remains. In this paper, a novel ∑ΔADC with fractional SRC is proposed. In the proposed scheme, SRC and filtering are combined. By filtering and decimating the output of the modulator in parallel with Q transversal filters the clock speed of the circuits of the SRC and the LPF can be reduced P times for Q/P SRC.

AB - An analog-to-digital converter (∑ΔADC) in a software defined radio (SDR) receiver must be able to support the specifications of various wireless standards. It should also work with the low power supply voltage of CMOS circuits. A ∑ΔADC is one of the solutions for the SDR receiver. However, the power consumption of the circuits, such as a lowpass filter (LPF) and a decimator after the modulator is large due to the high sampling speed. On the other hand, since a different wireless communication standard has a different master clock rate, it is necessary to provide the clock rate suitable for each standard. As a solution for the problem, direct insertion/deletion based sample rate conversion (SRC) has been proposed. Nevertheless, in order to apply this method to the ∑ΔADC, the problem of the high clock speed in the circuits of the LPF after modulator remains. In this paper, a novel ∑ΔADC with fractional SRC is proposed. In the proposed scheme, SRC and filtering are combined. By filtering and decimating the output of the modulator in parallel with Q transversal filters the clock speed of the circuits of the SRC and the LPF can be reduced P times for Q/P SRC.

KW - ∑ΔADC

KW - Direct Insertion/Deletion

KW - Fractional SRC

KW - SDR

UR - http://www.scopus.com/inward/record.url?scp=80054739274&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80054739274&partnerID=8YFLogxK

U2 - 10.4108/icst.crowncom.2011.245770

DO - 10.4108/icst.crowncom.2011.245770

M3 - Conference contribution

AN - SCOPUS:80054739274

SN - 9781936968190

SP - 151

EP - 155

BT - Proceedings of the 2011 6th International ICST Conference on Cognitive Radio Oriented Wireless Networks and Communications, CROWNCOM 2011

ER -