Abstract
Presented is a two-dimensional 8×8 discrete cosine transform (DCT) core processor for portable multimedia equipment with HDTV resolution in a 0.3μm CMOS triple-well double-metal technology which operates at 150MHz from a 0.9V power supply and consumes 10mW, only 2% power dissipation of a previous 3.3V DCT. Circuit techniques for dynamically varying threshold voltage reduce active power dissipation with negligible overhead in speed standby power and chip area.
Original language | English |
---|---|
Pages (from-to) | 166-167 |
Number of pages | 2 |
Journal | Digest of Technical Papers - IEEE International Solid-State Circuits Conference |
Volume | 39 |
Publication status | Published - 1996 Feb 1 |
Externally published | Yes |
Event | Proceedings of the 1996 IEEE International Solid-State Circuits Conference - San Francisco, CA, USA Duration: 1996 Feb 8 → 1996 Feb 10 |
ASJC Scopus subject areas
- Electronic, Optical and Magnetic Materials
- Electrical and Electronic Engineering