2.2 Gbit/s Si bipolar 8 × 8 crosspoint switching LSI

Naoaki Yamanaka, Shiro Kikuchi, Masao Suzuki, Michihiro Hirata

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

A high-speed 8 × 8 space-division switching LSI has been developed for video and HDTV switching and broadcasting applications in the future B-ISDN. The LSI employs a new circuit design and super self-aligned process technology (SST-1A), and is switched successfully with a bit error rate of less than 10-9 at 2.5 Gbit/s using a 29-1 pseudorandom NRZ sequence. Pulse jitter has been limited to less than 70 ps at 2.2 Gbit/s by utilizing a small internal voltage swing (225 mV) employing a differential CML cell. The LSI has an ECL-compatible interface, -4.0 V and -2.0 V power supply voltages, and power dissipation of less than 997 mW. High-speed address control memories (ACMs) are integrated monolithically into the LSI, which can operate both synchronously and asynchronously.

Original languageEnglish
Pages (from-to)100-110
Number of pages11
JournalElectronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume74
Issue number2
Publication statusPublished - 1991 Feb
Externally publishedYes

Fingerprint

Emitter coupled logic circuits
large scale integration
High definition television
Voice/data communication systems
Electric potential
Broadcasting
Jitter
Bit error rate
Energy dissipation
pseudorandom sequences
high speed
high definition television
Data storage equipment
broadcasting
Networks (circuits)
electric potential
bit error rate
power supplies
division
dissipation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

2.2 Gbit/s Si bipolar 8 × 8 crosspoint switching LSI. / Yamanaka, Naoaki; Kikuchi, Shiro; Suzuki, Masao; Hirata, Michihiro.

In: Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi), Vol. 74, No. 2, 02.1991, p. 100-110.

Research output: Contribution to journalArticle

@article{28301f7a34af4d5c8c7ebfbab0a1407b,
title = "2.2 Gbit/s Si bipolar 8 × 8 crosspoint switching LSI",
abstract = "A high-speed 8 × 8 space-division switching LSI has been developed for video and HDTV switching and broadcasting applications in the future B-ISDN. The LSI employs a new circuit design and super self-aligned process technology (SST-1A), and is switched successfully with a bit error rate of less than 10-9 at 2.5 Gbit/s using a 29-1 pseudorandom NRZ sequence. Pulse jitter has been limited to less than 70 ps at 2.2 Gbit/s by utilizing a small internal voltage swing (225 mV) employing a differential CML cell. The LSI has an ECL-compatible interface, -4.0 V and -2.0 V power supply voltages, and power dissipation of less than 997 mW. High-speed address control memories (ACMs) are integrated monolithically into the LSI, which can operate both synchronously and asynchronously.",
author = "Naoaki Yamanaka and Shiro Kikuchi and Masao Suzuki and Michihiro Hirata",
year = "1991",
month = "2",
language = "English",
volume = "74",
pages = "100--110",
journal = "Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "8756-663X",
publisher = "Scripta Technica",
number = "2",

}

TY - JOUR

T1 - 2.2 Gbit/s Si bipolar 8 × 8 crosspoint switching LSI

AU - Yamanaka, Naoaki

AU - Kikuchi, Shiro

AU - Suzuki, Masao

AU - Hirata, Michihiro

PY - 1991/2

Y1 - 1991/2

N2 - A high-speed 8 × 8 space-division switching LSI has been developed for video and HDTV switching and broadcasting applications in the future B-ISDN. The LSI employs a new circuit design and super self-aligned process technology (SST-1A), and is switched successfully with a bit error rate of less than 10-9 at 2.5 Gbit/s using a 29-1 pseudorandom NRZ sequence. Pulse jitter has been limited to less than 70 ps at 2.2 Gbit/s by utilizing a small internal voltage swing (225 mV) employing a differential CML cell. The LSI has an ECL-compatible interface, -4.0 V and -2.0 V power supply voltages, and power dissipation of less than 997 mW. High-speed address control memories (ACMs) are integrated monolithically into the LSI, which can operate both synchronously and asynchronously.

AB - A high-speed 8 × 8 space-division switching LSI has been developed for video and HDTV switching and broadcasting applications in the future B-ISDN. The LSI employs a new circuit design and super self-aligned process technology (SST-1A), and is switched successfully with a bit error rate of less than 10-9 at 2.5 Gbit/s using a 29-1 pseudorandom NRZ sequence. Pulse jitter has been limited to less than 70 ps at 2.2 Gbit/s by utilizing a small internal voltage swing (225 mV) employing a differential CML cell. The LSI has an ECL-compatible interface, -4.0 V and -2.0 V power supply voltages, and power dissipation of less than 997 mW. High-speed address control memories (ACMs) are integrated monolithically into the LSI, which can operate both synchronously and asynchronously.

UR - http://www.scopus.com/inward/record.url?scp=0026108539&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026108539&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0026108539

VL - 74

SP - 100

EP - 110

JO - Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part II: Electronics (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 8756-663X

IS - 2

ER -