3D NoC with inductive-coupling links for building-block SiPs

Yasuhiro Take, Hiroki Matsutani, Daisuke Sasaki, Michihiro Koibuchi, Tadahiro Kuroda, Hideharu Amano

Research output: Contribution to journalArticle

30 Citations (Scopus)

Abstract

A wireless 3D NoC architecture is described for building-block SiPs, in which the number of hardware components (or chips) in a package can be changed after chips have been fabricated. The architecture uses inductive-coupling links that can connect more than two examined dies without wire connections. Each chip has data transceivers for the uplink and downlink in order to communicate with its neighboring chips in the package. These chips form a vertical unidirectional ring network so as to fully exploit the flexibility of the wireless approach that enables us to add, remove, and swap the chips in the ring. To avoid protocol and structural deadlocks in the ring, we use bubble flow control, which does not rely on the conventional VC-based deadlock avoidance mechanism. In addition, we propose a bidirectional communication scheme to form a bidirectional ring network by using the inductive-coupling transceivers that can dynamically change the communication modes, such as TX, RX, and Idle modes. This paper illustrates the inductive-coupling transceiver circuits, which can carry high data transfer rates of up to 8 Gbps per channel, for the wireless 3D NoC. It also illustrates an implementation of a wireless 3D NoC that has on-chip routers and transceivers implemented with a 65 nm process in order to show the feasibility of our proposal. The vertical bubble flow control and conventional VC-based approach on the uni- and bidirectional ring networks are compared with the vertical broadcast bus in terms of throughput, hardware amount, and application performance using a full system multiprocessor simulator. The results show that the proposed bidirectional communication scheme efficiently improves application performance without adding any inductive-coupling transceivers. In addition, the proposed vertical bubble flow network outperforms the conventional VC-based approach by 7.9-12.5 percent with a 33.5 percent smaller router area for building-block SiPs connecting up to eight chips.

Original languageEnglish
Article number6331480
Pages (from-to)748-763
Number of pages16
JournalIEEE Transactions on Computers
Volume63
Issue number3
DOIs
Publication statusPublished - 2014

Fingerprint

Transceivers
Building Blocks
Telecommunication links
Chip
Ring Network
Routers
Flow control
Vertical
Bubble
Communication
Data transfer rates
Hardware
Flow Control
Router
Percent
Deadlock Avoidance
Ring
Flow Network
Simulators
Throughput

Keywords

  • 3D ICs
  • 3D NoCs
  • inductive coupling
  • Interconnection networks
  • network-on-chips (NoCs)

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Computational Theory and Mathematics
  • Theoretical Computer Science

Cite this

3D NoC with inductive-coupling links for building-block SiPs. / Take, Yasuhiro; Matsutani, Hiroki; Sasaki, Daisuke; Koibuchi, Michihiro; Kuroda, Tadahiro; Amano, Hideharu.

In: IEEE Transactions on Computers, Vol. 63, No. 3, 6331480, 2014, p. 748-763.

Research output: Contribution to journalArticle

Take, Yasuhiro ; Matsutani, Hiroki ; Sasaki, Daisuke ; Koibuchi, Michihiro ; Kuroda, Tadahiro ; Amano, Hideharu. / 3D NoC with inductive-coupling links for building-block SiPs. In: IEEE Transactions on Computers. 2014 ; Vol. 63, No. 3. pp. 748-763.
@article{d290c778f3cf449f98fb423ceccc7db5,
title = "3D NoC with inductive-coupling links for building-block SiPs",
abstract = "A wireless 3D NoC architecture is described for building-block SiPs, in which the number of hardware components (or chips) in a package can be changed after chips have been fabricated. The architecture uses inductive-coupling links that can connect more than two examined dies without wire connections. Each chip has data transceivers for the uplink and downlink in order to communicate with its neighboring chips in the package. These chips form a vertical unidirectional ring network so as to fully exploit the flexibility of the wireless approach that enables us to add, remove, and swap the chips in the ring. To avoid protocol and structural deadlocks in the ring, we use bubble flow control, which does not rely on the conventional VC-based deadlock avoidance mechanism. In addition, we propose a bidirectional communication scheme to form a bidirectional ring network by using the inductive-coupling transceivers that can dynamically change the communication modes, such as TX, RX, and Idle modes. This paper illustrates the inductive-coupling transceiver circuits, which can carry high data transfer rates of up to 8 Gbps per channel, for the wireless 3D NoC. It also illustrates an implementation of a wireless 3D NoC that has on-chip routers and transceivers implemented with a 65 nm process in order to show the feasibility of our proposal. The vertical bubble flow control and conventional VC-based approach on the uni- and bidirectional ring networks are compared with the vertical broadcast bus in terms of throughput, hardware amount, and application performance using a full system multiprocessor simulator. The results show that the proposed bidirectional communication scheme efficiently improves application performance without adding any inductive-coupling transceivers. In addition, the proposed vertical bubble flow network outperforms the conventional VC-based approach by 7.9-12.5 percent with a 33.5 percent smaller router area for building-block SiPs connecting up to eight chips.",
keywords = "3D ICs, 3D NoCs, inductive coupling, Interconnection networks, network-on-chips (NoCs)",
author = "Yasuhiro Take and Hiroki Matsutani and Daisuke Sasaki and Michihiro Koibuchi and Tadahiro Kuroda and Hideharu Amano",
year = "2014",
doi = "10.1109/TC.2012.249",
language = "English",
volume = "63",
pages = "748--763",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "3",

}

TY - JOUR

T1 - 3D NoC with inductive-coupling links for building-block SiPs

AU - Take, Yasuhiro

AU - Matsutani, Hiroki

AU - Sasaki, Daisuke

AU - Koibuchi, Michihiro

AU - Kuroda, Tadahiro

AU - Amano, Hideharu

PY - 2014

Y1 - 2014

N2 - A wireless 3D NoC architecture is described for building-block SiPs, in which the number of hardware components (or chips) in a package can be changed after chips have been fabricated. The architecture uses inductive-coupling links that can connect more than two examined dies without wire connections. Each chip has data transceivers for the uplink and downlink in order to communicate with its neighboring chips in the package. These chips form a vertical unidirectional ring network so as to fully exploit the flexibility of the wireless approach that enables us to add, remove, and swap the chips in the ring. To avoid protocol and structural deadlocks in the ring, we use bubble flow control, which does not rely on the conventional VC-based deadlock avoidance mechanism. In addition, we propose a bidirectional communication scheme to form a bidirectional ring network by using the inductive-coupling transceivers that can dynamically change the communication modes, such as TX, RX, and Idle modes. This paper illustrates the inductive-coupling transceiver circuits, which can carry high data transfer rates of up to 8 Gbps per channel, for the wireless 3D NoC. It also illustrates an implementation of a wireless 3D NoC that has on-chip routers and transceivers implemented with a 65 nm process in order to show the feasibility of our proposal. The vertical bubble flow control and conventional VC-based approach on the uni- and bidirectional ring networks are compared with the vertical broadcast bus in terms of throughput, hardware amount, and application performance using a full system multiprocessor simulator. The results show that the proposed bidirectional communication scheme efficiently improves application performance without adding any inductive-coupling transceivers. In addition, the proposed vertical bubble flow network outperforms the conventional VC-based approach by 7.9-12.5 percent with a 33.5 percent smaller router area for building-block SiPs connecting up to eight chips.

AB - A wireless 3D NoC architecture is described for building-block SiPs, in which the number of hardware components (or chips) in a package can be changed after chips have been fabricated. The architecture uses inductive-coupling links that can connect more than two examined dies without wire connections. Each chip has data transceivers for the uplink and downlink in order to communicate with its neighboring chips in the package. These chips form a vertical unidirectional ring network so as to fully exploit the flexibility of the wireless approach that enables us to add, remove, and swap the chips in the ring. To avoid protocol and structural deadlocks in the ring, we use bubble flow control, which does not rely on the conventional VC-based deadlock avoidance mechanism. In addition, we propose a bidirectional communication scheme to form a bidirectional ring network by using the inductive-coupling transceivers that can dynamically change the communication modes, such as TX, RX, and Idle modes. This paper illustrates the inductive-coupling transceiver circuits, which can carry high data transfer rates of up to 8 Gbps per channel, for the wireless 3D NoC. It also illustrates an implementation of a wireless 3D NoC that has on-chip routers and transceivers implemented with a 65 nm process in order to show the feasibility of our proposal. The vertical bubble flow control and conventional VC-based approach on the uni- and bidirectional ring networks are compared with the vertical broadcast bus in terms of throughput, hardware amount, and application performance using a full system multiprocessor simulator. The results show that the proposed bidirectional communication scheme efficiently improves application performance without adding any inductive-coupling transceivers. In addition, the proposed vertical bubble flow network outperforms the conventional VC-based approach by 7.9-12.5 percent with a 33.5 percent smaller router area for building-block SiPs connecting up to eight chips.

KW - 3D ICs

KW - 3D NoCs

KW - inductive coupling

KW - Interconnection networks

KW - network-on-chips (NoCs)

UR - http://www.scopus.com/inward/record.url?scp=84897545431&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84897545431&partnerID=8YFLogxK

U2 - 10.1109/TC.2012.249

DO - 10.1109/TC.2012.249

M3 - Article

AN - SCOPUS:84897545431

VL - 63

SP - 748

EP - 763

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 3

M1 - 6331480

ER -