51k-gate low power ECL gate array family with metal-compiled and embedded SRAM

D. Gray, D. Beeson, G. Daves, D. Hutchings, P. Thai, T. S. Wong, Tadahiro Kuroda, M. Nakamura, M. Noda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

A family of 80ps, 1mW/gate series-gated ECL gate arrays of up to 51k-gate density is described. The family supports both metal-compiled SRAM with a TAA of 2.0ns. Raw core densities of 1125 gates/mm2 are achieved using a true ocean-of-cells, channel-less architecture. The arrays are fabricated using the ASSET-1 (All Spacer-Separated Element Transistor) 2-poly, 3-layer metal process with a conservative 1.2um emitter lithography.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
PublisherPubl by IEEE
ISBN (Print)0780308263
Publication statusPublished - 1993
Externally publishedYes
EventProceedings of the IEEE 1993 Custom Integrated Circuits Conference - San Diego, CA, USA
Duration: 1993 May 91993 May 12

Other

OtherProceedings of the IEEE 1993 Custom Integrated Circuits Conference
CitySan Diego, CA, USA
Period93/5/993/5/12

Fingerprint

Emitter coupled logic circuits
Static random access storage
Metals
Chemical elements
Lithography
Transistors

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Gray, D., Beeson, D., Daves, G., Hutchings, D., Thai, P., Wong, T. S., ... Noda, M. (1993). 51k-gate low power ECL gate array family with metal-compiled and embedded SRAM. In Proceedings of the Custom Integrated Circuits Conference Publ by IEEE.

51k-gate low power ECL gate array family with metal-compiled and embedded SRAM. / Gray, D.; Beeson, D.; Daves, G.; Hutchings, D.; Thai, P.; Wong, T. S.; Kuroda, Tadahiro; Nakamura, M.; Noda, M.

Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, 1993.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Gray, D, Beeson, D, Daves, G, Hutchings, D, Thai, P, Wong, TS, Kuroda, T, Nakamura, M & Noda, M 1993, 51k-gate low power ECL gate array family with metal-compiled and embedded SRAM. in Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, Proceedings of the IEEE 1993 Custom Integrated Circuits Conference, San Diego, CA, USA, 93/5/9.
Gray D, Beeson D, Daves G, Hutchings D, Thai P, Wong TS et al. 51k-gate low power ECL gate array family with metal-compiled and embedded SRAM. In Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE. 1993
Gray, D. ; Beeson, D. ; Daves, G. ; Hutchings, D. ; Thai, P. ; Wong, T. S. ; Kuroda, Tadahiro ; Nakamura, M. ; Noda, M. / 51k-gate low power ECL gate array family with metal-compiled and embedded SRAM. Proceedings of the Custom Integrated Circuits Conference. Publ by IEEE, 1993.
@inproceedings{d17f723040bd44bcac862f20dd1059bb,
title = "51k-gate low power ECL gate array family with metal-compiled and embedded SRAM",
abstract = "A family of 80ps, 1mW/gate series-gated ECL gate arrays of up to 51k-gate density is described. The family supports both metal-compiled SRAM with a TAA of 2.0ns. Raw core densities of 1125 gates/mm2 are achieved using a true ocean-of-cells, channel-less architecture. The arrays are fabricated using the ASSET-1 (All Spacer-Separated Element Transistor) 2-poly, 3-layer metal process with a conservative 1.2um emitter lithography.",
author = "D. Gray and D. Beeson and G. Daves and D. Hutchings and P. Thai and Wong, {T. S.} and Tadahiro Kuroda and M. Nakamura and M. Noda",
year = "1993",
language = "English",
isbn = "0780308263",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - 51k-gate low power ECL gate array family with metal-compiled and embedded SRAM

AU - Gray, D.

AU - Beeson, D.

AU - Daves, G.

AU - Hutchings, D.

AU - Thai, P.

AU - Wong, T. S.

AU - Kuroda, Tadahiro

AU - Nakamura, M.

AU - Noda, M.

PY - 1993

Y1 - 1993

N2 - A family of 80ps, 1mW/gate series-gated ECL gate arrays of up to 51k-gate density is described. The family supports both metal-compiled SRAM with a TAA of 2.0ns. Raw core densities of 1125 gates/mm2 are achieved using a true ocean-of-cells, channel-less architecture. The arrays are fabricated using the ASSET-1 (All Spacer-Separated Element Transistor) 2-poly, 3-layer metal process with a conservative 1.2um emitter lithography.

AB - A family of 80ps, 1mW/gate series-gated ECL gate arrays of up to 51k-gate density is described. The family supports both metal-compiled SRAM with a TAA of 2.0ns. Raw core densities of 1125 gates/mm2 are achieved using a true ocean-of-cells, channel-less architecture. The arrays are fabricated using the ASSET-1 (All Spacer-Separated Element Transistor) 2-poly, 3-layer metal process with a conservative 1.2um emitter lithography.

UR - http://www.scopus.com/inward/record.url?scp=0027294264&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0027294264&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0027294264

SN - 0780308263

BT - Proceedings of the Custom Integrated Circuits Conference

PB - Publ by IEEE

ER -