5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface

Yasuo Unekawa, Keiko Seki-Fukuda, Kenji Sakaue, Takehiko Nakao, Shin'ichi Yoshioka, Tetsu Nagamatsu, Hideaki Nakakita, Yasuyuki Kaneko, Masahiko Motoyama, Yoshihiro Ohba, Koutarou Ise, Masayoshi Ono, Kuniyuki Fujiwara, Yuichi Miyazawa, Tadahiro Kuroda, al et al

Research output: Chapter in Book/Report/Conference proceedingConference contribution

19 Citations (Scopus)

Abstract

The switch element (SE) is a 622Mb/s, 8×8 shared-buffer ATM switch LSI for backbone LAN and WAN applications. The SE has 5Gbps bandwidth, supporting 5 QoS classes delay priority and link-by-link multicast. Up to a 32×32 switch with 20Gbps bandwidth can be configured using multiple SEs and distributor/arbiter LSIs.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
PublisherIEEE
Pages118-119
Number of pages2
Volume39
Publication statusPublished - 1996 Feb
Externally publishedYes
EventProceedings of the 1996 IEEE International Solid-State Circuits Conference - San Francisco, CA, USA
Duration: 1996 Feb 81996 Feb 10

Other

OtherProceedings of the 1996 IEEE International Solid-State Circuits Conference
CitySan Francisco, CA, USA
Period96/2/896/2/10

Fingerprint

Automatic teller machines
Quality of service
Switches
Bandwidth
Wide area networks
Local area networks
Telecommunication links

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Unekawa, Y., Seki-Fukuda, K., Sakaue, K., Nakao, T., Yoshioka, S., Nagamatsu, T., ... et al, A. (1996). 5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference (Vol. 39, pp. 118-119). IEEE.

5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface. / Unekawa, Yasuo; Seki-Fukuda, Keiko; Sakaue, Kenji; Nakao, Takehiko; Yoshioka, Shin'ichi; Nagamatsu, Tetsu; Nakakita, Hideaki; Kaneko, Yasuyuki; Motoyama, Masahiko; Ohba, Yoshihiro; Ise, Koutarou; Ono, Masayoshi; Fujiwara, Kuniyuki; Miyazawa, Yuichi; Kuroda, Tadahiro; et al, al.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 39 IEEE, 1996. p. 118-119.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Unekawa, Y, Seki-Fukuda, K, Sakaue, K, Nakao, T, Yoshioka, S, Nagamatsu, T, Nakakita, H, Kaneko, Y, Motoyama, M, Ohba, Y, Ise, K, Ono, M, Fujiwara, K, Miyazawa, Y, Kuroda, T & et al, A 1996, 5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference. vol. 39, IEEE, pp. 118-119, Proceedings of the 1996 IEEE International Solid-State Circuits Conference, San Francisco, CA, USA, 96/2/8.
Unekawa Y, Seki-Fukuda K, Sakaue K, Nakao T, Yoshioka S, Nagamatsu T et al. 5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 39. IEEE. 1996. p. 118-119
Unekawa, Yasuo ; Seki-Fukuda, Keiko ; Sakaue, Kenji ; Nakao, Takehiko ; Yoshioka, Shin'ichi ; Nagamatsu, Tetsu ; Nakakita, Hideaki ; Kaneko, Yasuyuki ; Motoyama, Masahiko ; Ohba, Yoshihiro ; Ise, Koutarou ; Ono, Masayoshi ; Fujiwara, Kuniyuki ; Miyazawa, Yuichi ; Kuroda, Tadahiro ; et al, al. / 5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. Vol. 39 IEEE, 1996. pp. 118-119
@inproceedings{ca9c1814d788427594a15e2ccb9f09df,
title = "5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface",
abstract = "The switch element (SE) is a 622Mb/s, 8×8 shared-buffer ATM switch LSI for backbone LAN and WAN applications. The SE has 5Gbps bandwidth, supporting 5 QoS classes delay priority and link-by-link multicast. Up to a 32×32 switch with 20Gbps bandwidth can be configured using multiple SEs and distributor/arbiter LSIs.",
author = "Yasuo Unekawa and Keiko Seki-Fukuda and Kenji Sakaue and Takehiko Nakao and Shin'ichi Yoshioka and Tetsu Nagamatsu and Hideaki Nakakita and Yasuyuki Kaneko and Masahiko Motoyama and Yoshihiro Ohba and Koutarou Ise and Masayoshi Ono and Kuniyuki Fujiwara and Yuichi Miyazawa and Tadahiro Kuroda and {et al}, al",
year = "1996",
month = "2",
language = "English",
volume = "39",
pages = "118--119",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",
publisher = "IEEE",

}

TY - GEN

T1 - 5Gb/s 8 × 8 ATM switch element CMOS LSI supporting five quality-of-service classes with 200MHz LVDS interface

AU - Unekawa, Yasuo

AU - Seki-Fukuda, Keiko

AU - Sakaue, Kenji

AU - Nakao, Takehiko

AU - Yoshioka, Shin'ichi

AU - Nagamatsu, Tetsu

AU - Nakakita, Hideaki

AU - Kaneko, Yasuyuki

AU - Motoyama, Masahiko

AU - Ohba, Yoshihiro

AU - Ise, Koutarou

AU - Ono, Masayoshi

AU - Fujiwara, Kuniyuki

AU - Miyazawa, Yuichi

AU - Kuroda, Tadahiro

AU - et al, al

PY - 1996/2

Y1 - 1996/2

N2 - The switch element (SE) is a 622Mb/s, 8×8 shared-buffer ATM switch LSI for backbone LAN and WAN applications. The SE has 5Gbps bandwidth, supporting 5 QoS classes delay priority and link-by-link multicast. Up to a 32×32 switch with 20Gbps bandwidth can be configured using multiple SEs and distributor/arbiter LSIs.

AB - The switch element (SE) is a 622Mb/s, 8×8 shared-buffer ATM switch LSI for backbone LAN and WAN applications. The SE has 5Gbps bandwidth, supporting 5 QoS classes delay priority and link-by-link multicast. Up to a 32×32 switch with 20Gbps bandwidth can be configured using multiple SEs and distributor/arbiter LSIs.

UR - http://www.scopus.com/inward/record.url?scp=0030085999&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030085999&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:0030085999

VL - 39

SP - 118

EP - 119

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

PB - IEEE

ER -