7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2

Koichiro Masuyama, Yu Fujita, Hayate Okuhara, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).

Original languageEnglish
Title of host publication25th International Conference on Field Programmable Logic and Applications, FPL 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Print)9780993428005
DOIs
Publication statusPublished - 2015 Oct 7
Event25th International Conference on Field Programmable Logic and Applications, FPL 2015 - London, United Kingdom
Duration: 2015 Sep 22015 Sep 4

Other

Other25th International Conference on Field Programmable Logic and Applications, FPL 2015
CountryUnited Kingdom
CityLondon
Period15/9/215/9/4

Fingerprint

Particle accelerators
Image processing
Demonstrations
Low power electronics
Data flow graphs
Reconfigurable architectures
Data storage equipment
Silicon
Programmable logic controllers
Processing
Information management
Sensor networks
Clocks
Electric power utilization
Hardware
Internet of things

ASJC Scopus subject areas

  • Hardware and Architecture
  • Signal Processing
  • Software
  • Computer Science Applications

Cite this

Masuyama, K., Fujita, Y., Okuhara, H., & Amano, H. (2015). 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. In 25th International Conference on Field Programmable Logic and Applications, FPL 2015 [7293964] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPL.2015.7293964

7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. / Masuyama, Koichiro; Fujita, Yu; Okuhara, Hayate; Amano, Hideharu.

25th International Conference on Field Programmable Logic and Applications, FPL 2015. Institute of Electrical and Electronics Engineers Inc., 2015. 7293964.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Masuyama, K, Fujita, Y, Okuhara, H & Amano, H 2015, 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. in 25th International Conference on Field Programmable Logic and Applications, FPL 2015., 7293964, Institute of Electrical and Electronics Engineers Inc., 25th International Conference on Field Programmable Logic and Applications, FPL 2015, London, United Kingdom, 15/9/2. https://doi.org/10.1109/FPL.2015.7293964
Masuyama K, Fujita Y, Okuhara H, Amano H. 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. In 25th International Conference on Field Programmable Logic and Applications, FPL 2015. Institute of Electrical and Electronics Engineers Inc. 2015. 7293964 https://doi.org/10.1109/FPL.2015.7293964
Masuyama, Koichiro ; Fujita, Yu ; Okuhara, Hayate ; Amano, Hideharu. / 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2. 25th International Conference on Field Programmable Logic and Applications, FPL 2015. Institute of Electrical and Electronics Engineers Inc., 2015.
@inproceedings{48cc3528dd784f13a464fc1f25492f1e,
title = "7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2",
abstract = "Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).",
author = "Koichiro Masuyama and Yu Fujita and Hayate Okuhara and Hideharu Amano",
year = "2015",
month = "10",
day = "7",
doi = "10.1109/FPL.2015.7293964",
language = "English",
isbn = "9780993428005",
booktitle = "25th International Conference on Field Programmable Logic and Applications, FPL 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - 7MOPS/lemon-battery image processing demonstration with an ultra-low power reconfigurable accelerator CMA-SOTB-2

AU - Masuyama, Koichiro

AU - Fujita, Yu

AU - Okuhara, Hayate

AU - Amano, Hideharu

PY - 2015/10/7

Y1 - 2015/10/7

N2 - Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).

AB - Cool Mega Array (CMA)-SOTB-2 is an ultra-low energy Coarse Grained Reconfigurable Architecture[1] (CGRA) for recent advanced sensor networks, Internet of Things and wearable computing. It has a large Processing Element (PE) array without memory elements for mapping an application's data-flow graph, a small simple programmable μ-controller for data management, and data memory. Unlike traditional coarse grained reconfigurable processors, the power consumption for hardware context switching, storing intermediate data in registers, and clock distribution for them are eliminated from PE array which occupies large area of a chip. It is implemented by using Silicon on Thin BOX (SOTB) CMOS, a new process technology developed by the Low-power Electronics Association & Project (LEAP).

UR - http://www.scopus.com/inward/record.url?scp=84962366918&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84962366918&partnerID=8YFLogxK

U2 - 10.1109/FPL.2015.7293964

DO - 10.1109/FPL.2015.7293964

M3 - Conference contribution

SN - 9780993428005

BT - 25th International Conference on Field Programmable Logic and Applications, FPL 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -