A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS

Yasuyuki Hiraku, Isamu Hayashi, Hayun Chung, Tadahiro Kuroda, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

8 Citations (Scopus)

Abstract

This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.

Original languageEnglish
Title of host publicationProceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC
Pages33-36
Number of pages4
DOIs
Publication statusPublished - 2012
Event2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012 - Kobe, Japan
Duration: 2012 Nov 12 → 2012 Nov 14

Other

Other2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012
CountryJapan
CityKobe
Period12/11/12 → 12/11/14

Fingerprint

Phase locked loops
Electric power utilization
Electric delay lines
Electric potential
Scalability

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Hiraku, Y., Hayashi, I., Chung, H., Kuroda, T., & Ishikuro, H. (2012). A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS. In Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC (pp. 33-36). [6522616] https://doi.org/10.1109/IPEC.2012.6522616

A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS. / Hiraku, Yasuyuki; Hayashi, Isamu; Chung, Hayun; Kuroda, Tadahiro; Ishikuro, Hiroki.

Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC. 2012. p. 33-36 6522616.

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Hiraku, Y, Hayashi, I, Chung, H, Kuroda, T & Ishikuro, H 2012, A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS. in Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC., 6522616, pp. 33-36, 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012, Kobe, Japan, 12/11/12. https://doi.org/10.1109/IPEC.2012.6522616
Hiraku Y, Hayashi I, Chung H, Kuroda T, Ishikuro H. A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS. In Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC. 2012. p. 33-36. 6522616 https://doi.org/10.1109/IPEC.2012.6522616
Hiraku, Yasuyuki ; Hayashi, Isamu ; Chung, Hayun ; Kuroda, Tadahiro ; Ishikuro, Hiroki. / A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS. Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC. 2012. pp. 33-36
@inproceedings{a4446fa1423c496b941d08d4f18311c6,
title = "A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS",
abstract = "This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.",
author = "Yasuyuki Hiraku and Isamu Hayashi and Hayun Chung and Tadahiro Kuroda and Hiroki Ishikuro",
year = "2012",
doi = "10.1109/IPEC.2012.6522616",
language = "English",
pages = "33--36",
booktitle = "Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC",

}

TY - GEN

T1 - A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS

AU - Hiraku, Yasuyuki

AU - Hayashi, Isamu

AU - Chung, Hayun

AU - Kuroda, Tadahiro

AU - Ishikuro, Hiroki

PY - 2012

Y1 - 2012

N2 - This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.

AB - This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.

UR - http://www.scopus.com/inward/record.url?scp=84881036561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84881036561&partnerID=8YFLogxK

U2 - 10.1109/IPEC.2012.6522616

DO - 10.1109/IPEC.2012.6522616

M3 - Conference contribution

AN - SCOPUS:84881036561

SP - 33

EP - 36

BT - Proceedings - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC

ER -

Access to Document