A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS

Yasuyuki Hiraku; Isamu Hayashi; Hayun Chung; Tadahiro Kuroda; Hiroki Ishikuro

doi:10.1109/IPEC.2012.6522616

A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS

Yasuyuki Hiraku, Isamu Hayashi, Hayun Chung, Tadahiro Kuroda, Hiroki Ishikuro

Research output: Contribution to conference › Paper › peer-review

10 Citations (Scopus)

Abstract

This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm².

Original language	English
Pages	33-36
Number of pages	4
DOIs	https://doi.org/10.1109/IPEC.2012.6522616
Publication status	Published - 2012 Dec 1
Event	2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012 - Kobe, Japan Duration: 2012 Nov 12 → 2012 Nov 14

Other

Other	2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012
Country/Territory	Japan
City	Kobe
Period	12/11/12 → 12/11/14

ASJC Scopus subject areas

Hardware and Architecture
Electrical and Electronic Engineering

Access to Document

10.1109/IPEC.2012.6522616

Cite this

@conference{a4446fa1423c496b941d08d4f18311c6,

title = "A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS",

abstract = "This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.",

author = "Yasuyuki Hiraku and Isamu Hayashi and Hayun Chung and Tadahiro Kuroda and Hiroki Ishikuro",

year = "2012",

month = dec,

day = "1",

doi = "10.1109/IPEC.2012.6522616",

language = "English",

pages = "33--36",

note = "2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012 ; Conference date: 12-11-2012 Through 14-11-2012",

}

TY - CONF

T1 - A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS

AU - Hiraku, Yasuyuki

AU - Hayashi, Isamu

AU - Chung, Hayun

AU - Kuroda, Tadahiro

AU - Ishikuro, Hiroki

PY - 2012/12/1

Y1 - 2012/12/1

N2 - This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.

AB - This paper presents an ultra-low-voltage and low-power all-digital (AD) PLL. The AD-PLL consists of time-to-digital converter (TDC) combined 8-phase digitally controlled ring oscillator. The proposed AD-PLL eliminates a delay-line based TDC and suited for ultra-low-voltage and low-power operation in wide frequency range. The AD-PLL designed and fabricated in 40nm-CMOS technology operates with power consumption of 45.5μ\ν at 0.5V power supply and 100MHz output frequency. The AD-PLL has power scalability from 10MHz to 100MHz with normalized power consumption lower than 0.47μW/μηz. The core area is 0.037mm2.

UR - http://www.scopus.com/inward/record.url?scp=84881036561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84881036561&partnerID=8YFLogxK

U2 - 10.1109/IPEC.2012.6522616

DO - 10.1109/IPEC.2012.6522616

M3 - Paper

AN - SCOPUS:84881036561

SP - 33

EP - 36

T2 - 2012 IEEE Asian Solid-State Circuits Conference, A-SSCC 2012

Y2 - 12 November 2012 through 14 November 2012

ER -

A 0.5V 10MHz-to-100MHz 0.47μz power scalable AD-PLL in 40nm CMOS

Abstract

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Fingerprint

Cite this