A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme

Tadahiro Kuroda, Tetsuya Fujita, Shinji Mita, Tetsu Nagamatsu, Shinichi Yoshioka, Kojiro Suzuki, Fumihiko Sano, Masayuki Norishima, Masayuki Murota, Makoto Kako, Masaaki Kinugawa, Masakazu Kakumu, Takayasu Sakurai

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

A 4 mm2, two-dimensional (2-D) 8 × 8 discrete cosine transform (DCT) core processor for HDTV-resolution video compression/decompression in a O.3-μ.m CMOS triple-well, double-metal technology operates at 150 MHz from a 0.9-V power supply and consumes 10 mW, only 2% power dissipation of a previous 3.3-V design. Circuit techniques for dynamically varying threshold voltage (VT scheme) are introduced to reduce active power dissipation with negligible overhead in speed, standby power dissipation, and chip area. A way to explore VDD-Vth design space is also studied.

Original languageEnglish
Title of host publicationLow-Power CMOS Design
PublisherJohn Wiley and Sons Inc.
Pages97-104
Number of pages8
ISBN (Electronic)9780470545058
ISBN (Print)9780780334298
DOIs
Publication statusPublished - 1998 Jan 1
Externally publishedYes

Fingerprint

Discrete cosine transforms
Threshold voltage
Energy dissipation
High definition television
Image compression
Networks (circuits)
Electric potential
Metals

ASJC Scopus subject areas

  • Engineering(all)
  • Computer Science(all)
  • Energy(all)

Cite this

Kuroda, T., Fujita, T., Mita, S., Nagamatsu, T., Yoshioka, S., Suzuki, K., ... Sakurai, T. (1998). A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme. In Low-Power CMOS Design (pp. 97-104). John Wiley and Sons Inc.. https://doi.org/10.1109/9780470545058.sect3

A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme. / Kuroda, Tadahiro; Fujita, Tetsuya; Mita, Shinji; Nagamatsu, Tetsu; Yoshioka, Shinichi; Suzuki, Kojiro; Sano, Fumihiko; Norishima, Masayuki; Murota, Masayuki; Kako, Makoto; Kinugawa, Masaaki; Kakumu, Masakazu; Sakurai, Takayasu.

Low-Power CMOS Design. John Wiley and Sons Inc., 1998. p. 97-104.

Research output: Chapter in Book/Report/Conference proceedingChapter

Kuroda, T, Fujita, T, Mita, S, Nagamatsu, T, Yoshioka, S, Suzuki, K, Sano, F, Norishima, M, Murota, M, Kako, M, Kinugawa, M, Kakumu, M & Sakurai, T 1998, A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme. in Low-Power CMOS Design. John Wiley and Sons Inc., pp. 97-104. https://doi.org/10.1109/9780470545058.sect3
Kuroda T, Fujita T, Mita S, Nagamatsu T, Yoshioka S, Suzuki K et al. A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme. In Low-Power CMOS Design. John Wiley and Sons Inc. 1998. p. 97-104 https://doi.org/10.1109/9780470545058.sect3
Kuroda, Tadahiro ; Fujita, Tetsuya ; Mita, Shinji ; Nagamatsu, Tetsu ; Yoshioka, Shinichi ; Suzuki, Kojiro ; Sano, Fumihiko ; Norishima, Masayuki ; Murota, Masayuki ; Kako, Makoto ; Kinugawa, Masaaki ; Kakumu, Masakazu ; Sakurai, Takayasu. / A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme. Low-Power CMOS Design. John Wiley and Sons Inc., 1998. pp. 97-104
@inbook{a9ad4db8b82a4a27934824a628604f1f,
title = "A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme",
abstract = "A 4 mm2, two-dimensional (2-D) 8 × 8 discrete cosine transform (DCT) core processor for HDTV-resolution video compression/decompression in a O.3-μ.m CMOS triple-well, double-metal technology operates at 150 MHz from a 0.9-V power supply and consumes 10 mW, only 2{\%} power dissipation of a previous 3.3-V design. Circuit techniques for dynamically varying threshold voltage (VT scheme) are introduced to reduce active power dissipation with negligible overhead in speed, standby power dissipation, and chip area. A way to explore VDD-Vth design space is also studied.",
author = "Tadahiro Kuroda and Tetsuya Fujita and Shinji Mita and Tetsu Nagamatsu and Shinichi Yoshioka and Kojiro Suzuki and Fumihiko Sano and Masayuki Norishima and Masayuki Murota and Makoto Kako and Masaaki Kinugawa and Masakazu Kakumu and Takayasu Sakurai",
year = "1998",
month = "1",
day = "1",
doi = "10.1109/9780470545058.sect3",
language = "English",
isbn = "9780780334298",
pages = "97--104",
booktitle = "Low-Power CMOS Design",
publisher = "John Wiley and Sons Inc.",
address = "United States",

}

TY - CHAP

T1 - A 0.9-V, 150-MHz, 10-mW, 4 mm2, 2-D Discrete Cosine Transform Core Processor with Variable Threshold-Voltage (VT) Scheme

AU - Kuroda, Tadahiro

AU - Fujita, Tetsuya

AU - Mita, Shinji

AU - Nagamatsu, Tetsu

AU - Yoshioka, Shinichi

AU - Suzuki, Kojiro

AU - Sano, Fumihiko

AU - Norishima, Masayuki

AU - Murota, Masayuki

AU - Kako, Makoto

AU - Kinugawa, Masaaki

AU - Kakumu, Masakazu

AU - Sakurai, Takayasu

PY - 1998/1/1

Y1 - 1998/1/1

N2 - A 4 mm2, two-dimensional (2-D) 8 × 8 discrete cosine transform (DCT) core processor for HDTV-resolution video compression/decompression in a O.3-μ.m CMOS triple-well, double-metal technology operates at 150 MHz from a 0.9-V power supply and consumes 10 mW, only 2% power dissipation of a previous 3.3-V design. Circuit techniques for dynamically varying threshold voltage (VT scheme) are introduced to reduce active power dissipation with negligible overhead in speed, standby power dissipation, and chip area. A way to explore VDD-Vth design space is also studied.

AB - A 4 mm2, two-dimensional (2-D) 8 × 8 discrete cosine transform (DCT) core processor for HDTV-resolution video compression/decompression in a O.3-μ.m CMOS triple-well, double-metal technology operates at 150 MHz from a 0.9-V power supply and consumes 10 mW, only 2% power dissipation of a previous 3.3-V design. Circuit techniques for dynamically varying threshold voltage (VT scheme) are introduced to reduce active power dissipation with negligible overhead in speed, standby power dissipation, and chip area. A way to explore VDD-Vth design space is also studied.

UR - http://www.scopus.com/inward/record.url?scp=85051979484&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85051979484&partnerID=8YFLogxK

U2 - 10.1109/9780470545058.sect3

DO - 10.1109/9780470545058.sect3

M3 - Chapter

AN - SCOPUS:85051979484

SN - 9780780334298

SP - 97

EP - 104

BT - Low-Power CMOS Design

PB - John Wiley and Sons Inc.

ER -