A 1-V 299μW flashing UWB transceiver based on double thresholding scheme

Atit Tamtrakarn; Hiroki Ishikuro; Koichi Ishida; Makoto Takamiya; Takayasu Sakurai

A 1-V 299μW flashing UWB transceiver based on double thresholding scheme

Atit Tamtrakarn, Hiroki Ishikuro, Koichi Ishida, Makoto Takamiya, Takayasu Sakurai

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Abstract

This paper presents an Ultra-Wide-Band transceiver based on a newly proposed double thresholding scheme. The scheme does not require any precise synchronization and thus is practical in ad-hoc networks. The proposed architecture has high noise and multi-path fading signal immunities. All analog blocks are activated in a short period called 'flashing' to suppress total average power. A tested chip is manufactured using 0.15μm FD-SOI CMOS technology. The measured average power is 299μ.W at 25kbps data-rate over the distance of 35cm.

Original language	English
Title of host publication	2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers
Pages	202-203
Number of pages	2
Publication status	Published - 2006
Externally published	Yes
Event	2006 Symposium on VLSI Circuits, VLSIC - Honolulu, HI, United States Duration: 2006 Jun 15 → 2006 Jun 17

Publication series

Name	IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Other

Other	2006 Symposium on VLSI Circuits, VLSIC
Country/Territory	United States
City	Honolulu, HI
Period	06/6/15 → 06/6/17

Keywords

Double thresholding
Flashing
Low-power
UWB

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Cite this

A 1-V 299μW flashing UWB transceiver based on double thresholding scheme. / Tamtrakarn, Atit; Ishikuro, Hiroki; Ishida, Koichi et al.
2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers. 2006. p. 202-203 1705380 (IEEE Symposium on VLSI Circuits, Digest of Technical Papers).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Tamtrakarn, A, Ishikuro, H, Ishida, K, Takamiya, M & Sakurai, T 2006, A 1-V 299μW flashing UWB transceiver based on double thresholding scheme. in 2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers., 1705380, IEEE Symposium on VLSI Circuits, Digest of Technical Papers, pp. 202-203, 2006 Symposium on VLSI Circuits, VLSIC, Honolulu, HI, United States, 06/6/15.

@inproceedings{e1e89ce2a91a4a8baf02d83899bb0238,

title = "A 1-V 299μW flashing UWB transceiver based on double thresholding scheme",

abstract = "This paper presents an Ultra-Wide-Band transceiver based on a newly proposed double thresholding scheme. The scheme does not require any precise synchronization and thus is practical in ad-hoc networks. The proposed architecture has high noise and multi-path fading signal immunities. All analog blocks are activated in a short period called 'flashing' to suppress total average power. A tested chip is manufactured using 0.15μm FD-SOI CMOS technology. The measured average power is 299μ.W at 25kbps data-rate over the distance of 35cm.",

keywords = "Double thresholding, Flashing, Low-power, UWB",

author = "Atit Tamtrakarn and Hiroki Ishikuro and Koichi Ishida and Makoto Takamiya and Takayasu Sakurai",

year = "2006",

language = "English",

isbn = "1424400066",

series = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

pages = "202--203",

booktitle = "2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers",

note = "2006 Symposium on VLSI Circuits, VLSIC ; Conference date: 15-06-2006 Through 17-06-2006",

}

TY - GEN

T1 - A 1-V 299μW flashing UWB transceiver based on double thresholding scheme

AU - Tamtrakarn, Atit

AU - Ishikuro, Hiroki

AU - Ishida, Koichi

AU - Takamiya, Makoto

AU - Sakurai, Takayasu

PY - 2006

Y1 - 2006

N2 - This paper presents an Ultra-Wide-Band transceiver based on a newly proposed double thresholding scheme. The scheme does not require any precise synchronization and thus is practical in ad-hoc networks. The proposed architecture has high noise and multi-path fading signal immunities. All analog blocks are activated in a short period called 'flashing' to suppress total average power. A tested chip is manufactured using 0.15μm FD-SOI CMOS technology. The measured average power is 299μ.W at 25kbps data-rate over the distance of 35cm.

AB - This paper presents an Ultra-Wide-Band transceiver based on a newly proposed double thresholding scheme. The scheme does not require any precise synchronization and thus is practical in ad-hoc networks. The proposed architecture has high noise and multi-path fading signal immunities. All analog blocks are activated in a short period called 'flashing' to suppress total average power. A tested chip is manufactured using 0.15μm FD-SOI CMOS technology. The measured average power is 299μ.W at 25kbps data-rate over the distance of 35cm.

KW - Double thresholding

KW - Flashing

KW - Low-power

KW - UWB

UR - http://www.scopus.com/inward/record.url?scp=39749165174&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749165174&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:39749165174

SN - 1424400066

SN - 9781424400065

T3 - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

SP - 202

EP - 203

BT - 2006 Symposium on VLSI Circuits, VLSIC - Digest of Technical Papers

T2 - 2006 Symposium on VLSI Circuits, VLSIC

Y2 - 15 June 2006 through 17 June 2006

ER -

A 1-V 299μW flashing UWB transceiver based on double thresholding scheme

Abstract

Publication series

Other

Keywords

ASJC Scopus subject areas

Other files and links

Fingerprint

Cite this