A 10-bit 80-MS/s decision-select successive approximation TDC in 65-nm CMOS

Research output: Contribution to journalArticle

29 Citations (Scopus)

Abstract

This paper presents a 10-bit 80-MS/s successive approximation time-to-digital converter (TDC) with a decision-select structure for on-chip timing measurement applications. Time-domain successive approximation is realized utilizing a relative timing difference between input and reference timings. While the successive approximation scheme allows high bit resolutions and low power consumptions, the decision-select structure enables fast bit conversions that lead to high sampling rates. The decision-select structure unrolls the successive approximation iteration loop and removes time-consuming timing estimation and adjustment procedures to minimize bit conversion times. As the successive approximation scheme relies on a binary search, exponential delay lines are adopted to achieve good power and noise performances by reducing the total number of delay stages. The proposed TDC uses only 0.048 delay stages per bit conversion. A test-chip prototype fabricated in a 65-nm CMOS technology consumes 9.6 mW at 80-MS/s and demonstrates 0.23-pJ/conversion-step figure-of merit (FOM) and 0.5-LSB single-shot precision.

Original languageEnglish
Article number6151852
Pages (from-to)1232-1241
Number of pages10
JournalIEEE Journal of Solid-State Circuits
Volume47
Issue number5
DOIs
Publication statusPublished - 2012 May

Fingerprint

Electric delay lines
Electric power utilization
Sampling

Keywords

  • Decision-select
  • digital offset calibration
  • high resolution
  • high sampling rate
  • low power
  • successive approximation
  • time-to-digital converter (TDC)

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 10-bit 80-MS/s decision-select successive approximation TDC in 65-nm CMOS. / Chung, Hayun; Ishikuro, Hiroki; Kuroda, Tadahiro.

In: IEEE Journal of Solid-State Circuits, Vol. 47, No. 5, 6151852, 05.2012, p. 1232-1241.

Research output: Contribution to journalArticle

@article{efce3449492f414f87e6b9c41a2d13d8,
title = "A 10-bit 80-MS/s decision-select successive approximation TDC in 65-nm CMOS",
abstract = "This paper presents a 10-bit 80-MS/s successive approximation time-to-digital converter (TDC) with a decision-select structure for on-chip timing measurement applications. Time-domain successive approximation is realized utilizing a relative timing difference between input and reference timings. While the successive approximation scheme allows high bit resolutions and low power consumptions, the decision-select structure enables fast bit conversions that lead to high sampling rates. The decision-select structure unrolls the successive approximation iteration loop and removes time-consuming timing estimation and adjustment procedures to minimize bit conversion times. As the successive approximation scheme relies on a binary search, exponential delay lines are adopted to achieve good power and noise performances by reducing the total number of delay stages. The proposed TDC uses only 0.048 delay stages per bit conversion. A test-chip prototype fabricated in a 65-nm CMOS technology consumes 9.6 mW at 80-MS/s and demonstrates 0.23-pJ/conversion-step figure-of merit (FOM) and 0.5-LSB single-shot precision.",
keywords = "Decision-select, digital offset calibration, high resolution, high sampling rate, low power, successive approximation, time-to-digital converter (TDC)",
author = "Hayun Chung and Hiroki Ishikuro and Tadahiro Kuroda",
year = "2012",
month = "5",
doi = "10.1109/JSSC.2012.2184640",
language = "English",
volume = "47",
pages = "1232--1241",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A 10-bit 80-MS/s decision-select successive approximation TDC in 65-nm CMOS

AU - Chung, Hayun

AU - Ishikuro, Hiroki

AU - Kuroda, Tadahiro

PY - 2012/5

Y1 - 2012/5

N2 - This paper presents a 10-bit 80-MS/s successive approximation time-to-digital converter (TDC) with a decision-select structure for on-chip timing measurement applications. Time-domain successive approximation is realized utilizing a relative timing difference between input and reference timings. While the successive approximation scheme allows high bit resolutions and low power consumptions, the decision-select structure enables fast bit conversions that lead to high sampling rates. The decision-select structure unrolls the successive approximation iteration loop and removes time-consuming timing estimation and adjustment procedures to minimize bit conversion times. As the successive approximation scheme relies on a binary search, exponential delay lines are adopted to achieve good power and noise performances by reducing the total number of delay stages. The proposed TDC uses only 0.048 delay stages per bit conversion. A test-chip prototype fabricated in a 65-nm CMOS technology consumes 9.6 mW at 80-MS/s and demonstrates 0.23-pJ/conversion-step figure-of merit (FOM) and 0.5-LSB single-shot precision.

AB - This paper presents a 10-bit 80-MS/s successive approximation time-to-digital converter (TDC) with a decision-select structure for on-chip timing measurement applications. Time-domain successive approximation is realized utilizing a relative timing difference between input and reference timings. While the successive approximation scheme allows high bit resolutions and low power consumptions, the decision-select structure enables fast bit conversions that lead to high sampling rates. The decision-select structure unrolls the successive approximation iteration loop and removes time-consuming timing estimation and adjustment procedures to minimize bit conversion times. As the successive approximation scheme relies on a binary search, exponential delay lines are adopted to achieve good power and noise performances by reducing the total number of delay stages. The proposed TDC uses only 0.048 delay stages per bit conversion. A test-chip prototype fabricated in a 65-nm CMOS technology consumes 9.6 mW at 80-MS/s and demonstrates 0.23-pJ/conversion-step figure-of merit (FOM) and 0.5-LSB single-shot precision.

KW - Decision-select

KW - digital offset calibration

KW - high resolution

KW - high sampling rate

KW - low power

KW - successive approximation

KW - time-to-digital converter (TDC)

UR - http://www.scopus.com/inward/record.url?scp=84860474629&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84860474629&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2012.2184640

DO - 10.1109/JSSC.2012.2184640

M3 - Article

VL - 47

SP - 1232

EP - 1241

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

M1 - 6151852

ER -