A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS

Yasumoto Tomita, Masaya Kibune, Junji Ogawa, William W. Walker, Hirotaka Tamura, Tadahiro Kuroda

Research output: Contribution to journalArticle

47 Citations (Scopus)

Abstract

A 10-Gb/s receiver is presented that consists of an equalizer, an intersymbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The equalizer uses the Cherry-Hooper topology to achieve high-bandwidth with small area and low power consumption, without using on-chip inductors. The ISI monitor measures the channel response including the wire and the equalizer on the fly by calculating the correlation between the error in the input signal and the past decision data. A switched capacitor correlator enables a compact and low power implementation of the ISI monitor. The receiver test chip was fabricated by using a standard 0.11-μm CMOS technology. The receiver active area is 0.8 mm2 and it consumes 133 mW with a 1.2-V power supply. The equalizer compensates for high-frequency losses ranging from 0 dB to 20 dB with a bit error rate of less than 10-12. The areas and power consumptions are 47 μm × 85 μzm and 13.2 mW for the equalizer, and 145 μm × 80 μm and 10 mW for the ISI monitor.

Original languageEnglish
Pages (from-to)986-993
Number of pages8
JournalIEEE Journal of Solid-State Circuits
Volume40
Issue number4
DOIs
Publication statusPublished - 2005 Apr

Fingerprint

Intersymbol interference
Equalizers
Electric power utilization
Correlators
Bit error rate
Clocks
Capacitors
Topology
Wire
Bandwidth
Recovery

Keywords

  • Clock and data recovery (CDR)
  • CMOS
  • Equalizer
  • Intersymbol interference (ISI)
  • Receiver

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS. / Tomita, Yasumoto; Kibune, Masaya; Ogawa, Junji; Walker, William W.; Tamura, Hirotaka; Kuroda, Tadahiro.

In: IEEE Journal of Solid-State Circuits, Vol. 40, No. 4, 04.2005, p. 986-993.

Research output: Contribution to journalArticle

Tomita, Yasumoto ; Kibune, Masaya ; Ogawa, Junji ; Walker, William W. ; Tamura, Hirotaka ; Kuroda, Tadahiro. / A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS. In: IEEE Journal of Solid-State Circuits. 2005 ; Vol. 40, No. 4. pp. 986-993.
@article{478fe5b6c5f2402499601fa7a23edeb7,
title = "A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS",
abstract = "A 10-Gb/s receiver is presented that consists of an equalizer, an intersymbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The equalizer uses the Cherry-Hooper topology to achieve high-bandwidth with small area and low power consumption, without using on-chip inductors. The ISI monitor measures the channel response including the wire and the equalizer on the fly by calculating the correlation between the error in the input signal and the past decision data. A switched capacitor correlator enables a compact and low power implementation of the ISI monitor. The receiver test chip was fabricated by using a standard 0.11-μm CMOS technology. The receiver active area is 0.8 mm2 and it consumes 133 mW with a 1.2-V power supply. The equalizer compensates for high-frequency losses ranging from 0 dB to 20 dB with a bit error rate of less than 10-12. The areas and power consumptions are 47 μm × 85 μzm and 13.2 mW for the equalizer, and 145 μm × 80 μm and 10 mW for the ISI monitor.",
keywords = "Clock and data recovery (CDR), CMOS, Equalizer, Intersymbol interference (ISI), Receiver",
author = "Yasumoto Tomita and Masaya Kibune and Junji Ogawa and Walker, {William W.} and Hirotaka Tamura and Tadahiro Kuroda",
year = "2005",
month = "4",
doi = "10.1109/JSSC.2005.845563",
language = "English",
volume = "40",
pages = "986--993",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "4",

}

TY - JOUR

T1 - A 10-Gb/s receiver with series equalizer and on-chip ISI monitor in 0.11-μm CMOS

AU - Tomita, Yasumoto

AU - Kibune, Masaya

AU - Ogawa, Junji

AU - Walker, William W.

AU - Tamura, Hirotaka

AU - Kuroda, Tadahiro

PY - 2005/4

Y1 - 2005/4

N2 - A 10-Gb/s receiver is presented that consists of an equalizer, an intersymbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The equalizer uses the Cherry-Hooper topology to achieve high-bandwidth with small area and low power consumption, without using on-chip inductors. The ISI monitor measures the channel response including the wire and the equalizer on the fly by calculating the correlation between the error in the input signal and the past decision data. A switched capacitor correlator enables a compact and low power implementation of the ISI monitor. The receiver test chip was fabricated by using a standard 0.11-μm CMOS technology. The receiver active area is 0.8 mm2 and it consumes 133 mW with a 1.2-V power supply. The equalizer compensates for high-frequency losses ranging from 0 dB to 20 dB with a bit error rate of less than 10-12. The areas and power consumptions are 47 μm × 85 μzm and 13.2 mW for the equalizer, and 145 μm × 80 μm and 10 mW for the ISI monitor.

AB - A 10-Gb/s receiver is presented that consists of an equalizer, an intersymbol interference (ISI) monitor, and a clock and data recovery (CDR) unit. The equalizer uses the Cherry-Hooper topology to achieve high-bandwidth with small area and low power consumption, without using on-chip inductors. The ISI monitor measures the channel response including the wire and the equalizer on the fly by calculating the correlation between the error in the input signal and the past decision data. A switched capacitor correlator enables a compact and low power implementation of the ISI monitor. The receiver test chip was fabricated by using a standard 0.11-μm CMOS technology. The receiver active area is 0.8 mm2 and it consumes 133 mW with a 1.2-V power supply. The equalizer compensates for high-frequency losses ranging from 0 dB to 20 dB with a bit error rate of less than 10-12. The areas and power consumptions are 47 μm × 85 μzm and 13.2 mW for the equalizer, and 145 μm × 80 μm and 10 mW for the ISI monitor.

KW - Clock and data recovery (CDR)

KW - CMOS

KW - Equalizer

KW - Intersymbol interference (ISI)

KW - Receiver

UR - http://www.scopus.com/inward/record.url?scp=18744403118&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18744403118&partnerID=8YFLogxK

U2 - 10.1109/JSSC.2005.845563

DO - 10.1109/JSSC.2005.845563

M3 - Article

VL - 40

SP - 986

EP - 993

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 4

ER -