A 100-Gb-Ethernet subsystem for next-generation metro-area network

Hidehiro Toyoda, Shinji Nishimura, Michitaka Okuno, Ryouji Yamaoka, Hiroaki Nishi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

3 Citations (Scopus)

Abstract

An ultra high-speed Ethernet subsystem, which realizes 100-Gb/s throughput and transmission up to 40 km, is examined for next-generation metro-area networks. A parallel link of 12 10-Gb/s synchronized parallel optical lanes is proposed. The 10 optical lanes are used to transmit 10-bit parallel data. The one of redundant lanes transmits a forward error correction code ((132b, 140b) Hamming code) to achieve highly-reliable (BER < 10-12) data transmission, and the other lane transmits a parity data used for the fault-lane recovery. Here, a 64B/66B code-sequence-based de-skewing mechanism is proposed, and its effectiveness to realize low-latency compensation of the inter-lane skew (< 80 ns) is shown. We have implemented the 100-Gb-Ethernet interface architectures into FPGA circuits, and confirmed the performance of 100 Gb/s data communication with compact 385-kgates circuit size, which is practically small for implementation in a single LSI circuit.

Original languageEnglish
Title of host publicationIEEE International Conference on Communications
Pages1036-1042
Number of pages7
Volume2
Publication statusPublished - 2005
Event2005 IEEE International Conference on Communications, ICC 2005 - Seoul, Korea, Republic of
Duration: 2005 May 162005 May 20

Other

Other2005 IEEE International Conference on Communications, ICC 2005
CountryKorea, Republic of
CitySeoul
Period05/5/1605/5/20

Fingerprint

Ethernet
LSI circuits
Forward error correction
Networks (circuits)
Data communication systems
Field programmable gate arrays (FPGA)
Throughput
Recovery
Communication
Compensation and Redress

Keywords

  • Component
  • Ethernet
  • FEC
  • MAN
  • Skew

ASJC Scopus subject areas

  • Media Technology

Cite this

Toyoda, H., Nishimura, S., Okuno, M., Yamaoka, R., & Nishi, H. (2005). A 100-Gb-Ethernet subsystem for next-generation metro-area network. In IEEE International Conference on Communications (Vol. 2, pp. 1036-1042)

A 100-Gb-Ethernet subsystem for next-generation metro-area network. / Toyoda, Hidehiro; Nishimura, Shinji; Okuno, Michitaka; Yamaoka, Ryouji; Nishi, Hiroaki.

IEEE International Conference on Communications. Vol. 2 2005. p. 1036-1042.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Toyoda, H, Nishimura, S, Okuno, M, Yamaoka, R & Nishi, H 2005, A 100-Gb-Ethernet subsystem for next-generation metro-area network. in IEEE International Conference on Communications. vol. 2, pp. 1036-1042, 2005 IEEE International Conference on Communications, ICC 2005, Seoul, Korea, Republic of, 05/5/16.
Toyoda H, Nishimura S, Okuno M, Yamaoka R, Nishi H. A 100-Gb-Ethernet subsystem for next-generation metro-area network. In IEEE International Conference on Communications. Vol. 2. 2005. p. 1036-1042
Toyoda, Hidehiro ; Nishimura, Shinji ; Okuno, Michitaka ; Yamaoka, Ryouji ; Nishi, Hiroaki. / A 100-Gb-Ethernet subsystem for next-generation metro-area network. IEEE International Conference on Communications. Vol. 2 2005. pp. 1036-1042
@inproceedings{2ff51b811e024f5a91e57ccbabe57c90,
title = "A 100-Gb-Ethernet subsystem for next-generation metro-area network",
abstract = "An ultra high-speed Ethernet subsystem, which realizes 100-Gb/s throughput and transmission up to 40 km, is examined for next-generation metro-area networks. A parallel link of 12 10-Gb/s synchronized parallel optical lanes is proposed. The 10 optical lanes are used to transmit 10-bit parallel data. The one of redundant lanes transmits a forward error correction code ((132b, 140b) Hamming code) to achieve highly-reliable (BER < 10-12) data transmission, and the other lane transmits a parity data used for the fault-lane recovery. Here, a 64B/66B code-sequence-based de-skewing mechanism is proposed, and its effectiveness to realize low-latency compensation of the inter-lane skew (< 80 ns) is shown. We have implemented the 100-Gb-Ethernet interface architectures into FPGA circuits, and confirmed the performance of 100 Gb/s data communication with compact 385-kgates circuit size, which is practically small for implementation in a single LSI circuit.",
keywords = "Component, Ethernet, FEC, MAN, Skew",
author = "Hidehiro Toyoda and Shinji Nishimura and Michitaka Okuno and Ryouji Yamaoka and Hiroaki Nishi",
year = "2005",
language = "English",
volume = "2",
pages = "1036--1042",
booktitle = "IEEE International Conference on Communications",

}

TY - GEN

T1 - A 100-Gb-Ethernet subsystem for next-generation metro-area network

AU - Toyoda, Hidehiro

AU - Nishimura, Shinji

AU - Okuno, Michitaka

AU - Yamaoka, Ryouji

AU - Nishi, Hiroaki

PY - 2005

Y1 - 2005

N2 - An ultra high-speed Ethernet subsystem, which realizes 100-Gb/s throughput and transmission up to 40 km, is examined for next-generation metro-area networks. A parallel link of 12 10-Gb/s synchronized parallel optical lanes is proposed. The 10 optical lanes are used to transmit 10-bit parallel data. The one of redundant lanes transmits a forward error correction code ((132b, 140b) Hamming code) to achieve highly-reliable (BER < 10-12) data transmission, and the other lane transmits a parity data used for the fault-lane recovery. Here, a 64B/66B code-sequence-based de-skewing mechanism is proposed, and its effectiveness to realize low-latency compensation of the inter-lane skew (< 80 ns) is shown. We have implemented the 100-Gb-Ethernet interface architectures into FPGA circuits, and confirmed the performance of 100 Gb/s data communication with compact 385-kgates circuit size, which is practically small for implementation in a single LSI circuit.

AB - An ultra high-speed Ethernet subsystem, which realizes 100-Gb/s throughput and transmission up to 40 km, is examined for next-generation metro-area networks. A parallel link of 12 10-Gb/s synchronized parallel optical lanes is proposed. The 10 optical lanes are used to transmit 10-bit parallel data. The one of redundant lanes transmits a forward error correction code ((132b, 140b) Hamming code) to achieve highly-reliable (BER < 10-12) data transmission, and the other lane transmits a parity data used for the fault-lane recovery. Here, a 64B/66B code-sequence-based de-skewing mechanism is proposed, and its effectiveness to realize low-latency compensation of the inter-lane skew (< 80 ns) is shown. We have implemented the 100-Gb-Ethernet interface architectures into FPGA circuits, and confirmed the performance of 100 Gb/s data communication with compact 385-kgates circuit size, which is practically small for implementation in a single LSI circuit.

KW - Component

KW - Ethernet

KW - FEC

KW - MAN

KW - Skew

UR - http://www.scopus.com/inward/record.url?scp=24344484068&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=24344484068&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:24344484068

VL - 2

SP - 1036

EP - 1042

BT - IEEE International Conference on Communications

ER -