A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and dicode partial-response channel transceivers

Atsutake Kosuge, Wataru Mizuhara, Noriyuki Miura, Masao Taguchi, Hiroki Ishikuro, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A reduced-reflection multi-drop bus system using Dicode (1-D) partial response signaling transceiver is presented for the first time in the world. Directional couplers on transmission lines arranged with equi-energy distributing and exact impedance matched conditions allow the bus to reach to 12.5Gbps/link speed. The transmission line has 5-convex portions to form one side of a coupler where the transmission line width is adjusted to control the characteristic impedance of the coupling section, minimizing signal reflection from each section. Dicode partial-response signaling method with a half-rate architecture was used where a precoder is placed in the transmitter to make the signal best fit for the channel to eliminate inter symbol interference (ISI) where the test chip transmitter occupies 3,750 μm2 and the receiver occupies 750 μm2 with 90nm CMOS technology, consuming 40mA and 23mA respectively at the supply voltage of 1.2V.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
DOIs
Publication statusPublished - 2012
Event34th Annual Custom Integrated Circuits Conference, CICC 2012 - San Jose, CA, United States
Duration: 2012 Sep 92012 Sep 12

Other

Other34th Annual Custom Integrated Circuits Conference, CICC 2012
CountryUnited States
CitySan Jose, CA
Period12/9/912/9/12

Fingerprint

Transceivers
Electric lines
Transmitters
Directional couplers
Linewidth
Electric potential

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and dicode partial-response channel transceivers. / Kosuge, Atsutake; Mizuhara, Wataru; Miura, Noriyuki; Taguchi, Masao; Ishikuro, Hiroki; Kuroda, Tadahiro.

Proceedings of the Custom Integrated Circuits Conference. 2012. 6330611.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Kosuge, A, Mizuhara, W, Miura, N, Taguchi, M, Ishikuro, H & Kuroda, T 2012, A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and dicode partial-response channel transceivers. in Proceedings of the Custom Integrated Circuits Conference., 6330611, 34th Annual Custom Integrated Circuits Conference, CICC 2012, San Jose, CA, United States, 12/9/9. https://doi.org/10.1109/CICC.2012.6330611
Kosuge, Atsutake ; Mizuhara, Wataru ; Miura, Noriyuki ; Taguchi, Masao ; Ishikuro, Hiroki ; Kuroda, Tadahiro. / A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and dicode partial-response channel transceivers. Proceedings of the Custom Integrated Circuits Conference. 2012.
@inproceedings{1a4a09bad644438ca5cee51869f90672,
title = "A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and dicode partial-response channel transceivers",
abstract = "A reduced-reflection multi-drop bus system using Dicode (1-D) partial response signaling transceiver is presented for the first time in the world. Directional couplers on transmission lines arranged with equi-energy distributing and exact impedance matched conditions allow the bus to reach to 12.5Gbps/link speed. The transmission line has 5-convex portions to form one side of a coupler where the transmission line width is adjusted to control the characteristic impedance of the coupling section, minimizing signal reflection from each section. Dicode partial-response signaling method with a half-rate architecture was used where a precoder is placed in the transmitter to make the signal best fit for the channel to eliminate inter symbol interference (ISI) where the test chip transmitter occupies 3,750 μm2 and the receiver occupies 750 μm2 with 90nm CMOS technology, consuming 40mA and 23mA respectively at the supply voltage of 1.2V.",
author = "Atsutake Kosuge and Wataru Mizuhara and Noriyuki Miura and Masao Taguchi and Hiroki Ishikuro and Tadahiro Kuroda",
year = "2012",
doi = "10.1109/CICC.2012.6330611",
language = "English",
isbn = "9781467315555",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",

}

TY - GEN

T1 - A 12.5Gb/s/link non-contact multi drop bus system with impedance-matched transmission line couplers and dicode partial-response channel transceivers

AU - Kosuge, Atsutake

AU - Mizuhara, Wataru

AU - Miura, Noriyuki

AU - Taguchi, Masao

AU - Ishikuro, Hiroki

AU - Kuroda, Tadahiro

PY - 2012

Y1 - 2012

N2 - A reduced-reflection multi-drop bus system using Dicode (1-D) partial response signaling transceiver is presented for the first time in the world. Directional couplers on transmission lines arranged with equi-energy distributing and exact impedance matched conditions allow the bus to reach to 12.5Gbps/link speed. The transmission line has 5-convex portions to form one side of a coupler where the transmission line width is adjusted to control the characteristic impedance of the coupling section, minimizing signal reflection from each section. Dicode partial-response signaling method with a half-rate architecture was used where a precoder is placed in the transmitter to make the signal best fit for the channel to eliminate inter symbol interference (ISI) where the test chip transmitter occupies 3,750 μm2 and the receiver occupies 750 μm2 with 90nm CMOS technology, consuming 40mA and 23mA respectively at the supply voltage of 1.2V.

AB - A reduced-reflection multi-drop bus system using Dicode (1-D) partial response signaling transceiver is presented for the first time in the world. Directional couplers on transmission lines arranged with equi-energy distributing and exact impedance matched conditions allow the bus to reach to 12.5Gbps/link speed. The transmission line has 5-convex portions to form one side of a coupler where the transmission line width is adjusted to control the characteristic impedance of the coupling section, minimizing signal reflection from each section. Dicode partial-response signaling method with a half-rate architecture was used where a precoder is placed in the transmitter to make the signal best fit for the channel to eliminate inter symbol interference (ISI) where the test chip transmitter occupies 3,750 μm2 and the receiver occupies 750 μm2 with 90nm CMOS technology, consuming 40mA and 23mA respectively at the supply voltage of 1.2V.

UR - http://www.scopus.com/inward/record.url?scp=84869427901&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84869427901&partnerID=8YFLogxK

U2 - 10.1109/CICC.2012.6330611

DO - 10.1109/CICC.2012.6330611

M3 - Conference contribution

AN - SCOPUS:84869427901

SN - 9781467315555

BT - Proceedings of the Custom Integrated Circuits Conference

ER -