A 13b SAR ADC with eye-opening VCO based comparator

Kentaro Yoshioka, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

13 Citations (Scopus)

Abstract

A low-power and high accuracy comparator based on voltage controlled ring-oscillator (VCO) is presented. By using the dead zone of phase detector effectively, the VCO comparator automatically changes its noise level depending on the input voltage level (Δvin). When Δvin is large, the comparator operates as a low-power delay-line based comparator. On the other hand, when Δvin is small, the VCO is enabled and eye is opened during the oscillation. This suppress input referred noise and enables accurate conversion. The number of oscillation cycle for one comparison is inversely proportional to Δvin and adaptive noise reduction is realized. The VCO comparator does not require any sort of tuning. A 13b SAR ADC with proposed VCO based comparator was fabricated in 65-nm CMOS. By off-chip LMS calibration, the ADC achieves SNDR 66 dB at 1 MS/s with FoM of 29fJ/conv.-step.

Original languageEnglish
Title of host publicationEuropean Solid-State Circuits Conference
PublisherIEEE Computer Society
Pages411-414
Number of pages4
ISBN (Print)9781479956944
DOIs
Publication statusPublished - 2014 Oct 31
Event40th European Solid-State Circuit Conference, ESSCIRC 2014 - Venezia Lido, Italy
Duration: 2014 Sep 222014 Sep 26

Other

Other40th European Solid-State Circuit Conference, ESSCIRC 2014
CountryItaly
CityVenezia Lido
Period14/9/2214/9/26

Fingerprint

Electric potential
Electric delay lines
Noise abatement
Tuning
Calibration
Detectors

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Yoshioka, K., & Ishikuro, H. (2014). A 13b SAR ADC with eye-opening VCO based comparator. In European Solid-State Circuits Conference (pp. 411-414). [6942109] IEEE Computer Society. https://doi.org/10.1109/ESSCIRC.2014.6942109

A 13b SAR ADC with eye-opening VCO based comparator. / Yoshioka, Kentaro; Ishikuro, Hiroki.

European Solid-State Circuits Conference. IEEE Computer Society, 2014. p. 411-414 6942109.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yoshioka, K & Ishikuro, H 2014, A 13b SAR ADC with eye-opening VCO based comparator. in European Solid-State Circuits Conference., 6942109, IEEE Computer Society, pp. 411-414, 40th European Solid-State Circuit Conference, ESSCIRC 2014, Venezia Lido, Italy, 14/9/22. https://doi.org/10.1109/ESSCIRC.2014.6942109
Yoshioka K, Ishikuro H. A 13b SAR ADC with eye-opening VCO based comparator. In European Solid-State Circuits Conference. IEEE Computer Society. 2014. p. 411-414. 6942109 https://doi.org/10.1109/ESSCIRC.2014.6942109
Yoshioka, Kentaro ; Ishikuro, Hiroki. / A 13b SAR ADC with eye-opening VCO based comparator. European Solid-State Circuits Conference. IEEE Computer Society, 2014. pp. 411-414
@inproceedings{e58fab49cc2743428c55cb679314b38a,
title = "A 13b SAR ADC with eye-opening VCO based comparator",
abstract = "A low-power and high accuracy comparator based on voltage controlled ring-oscillator (VCO) is presented. By using the dead zone of phase detector effectively, the VCO comparator automatically changes its noise level depending on the input voltage level (Δvin). When Δvin is large, the comparator operates as a low-power delay-line based comparator. On the other hand, when Δvin is small, the VCO is enabled and eye is opened during the oscillation. This suppress input referred noise and enables accurate conversion. The number of oscillation cycle for one comparison is inversely proportional to Δvin and adaptive noise reduction is realized. The VCO comparator does not require any sort of tuning. A 13b SAR ADC with proposed VCO based comparator was fabricated in 65-nm CMOS. By off-chip LMS calibration, the ADC achieves SNDR 66 dB at 1 MS/s with FoM of 29fJ/conv.-step.",
author = "Kentaro Yoshioka and Hiroki Ishikuro",
year = "2014",
month = "10",
day = "31",
doi = "10.1109/ESSCIRC.2014.6942109",
language = "English",
isbn = "9781479956944",
pages = "411--414",
booktitle = "European Solid-State Circuits Conference",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - A 13b SAR ADC with eye-opening VCO based comparator

AU - Yoshioka, Kentaro

AU - Ishikuro, Hiroki

PY - 2014/10/31

Y1 - 2014/10/31

N2 - A low-power and high accuracy comparator based on voltage controlled ring-oscillator (VCO) is presented. By using the dead zone of phase detector effectively, the VCO comparator automatically changes its noise level depending on the input voltage level (Δvin). When Δvin is large, the comparator operates as a low-power delay-line based comparator. On the other hand, when Δvin is small, the VCO is enabled and eye is opened during the oscillation. This suppress input referred noise and enables accurate conversion. The number of oscillation cycle for one comparison is inversely proportional to Δvin and adaptive noise reduction is realized. The VCO comparator does not require any sort of tuning. A 13b SAR ADC with proposed VCO based comparator was fabricated in 65-nm CMOS. By off-chip LMS calibration, the ADC achieves SNDR 66 dB at 1 MS/s with FoM of 29fJ/conv.-step.

AB - A low-power and high accuracy comparator based on voltage controlled ring-oscillator (VCO) is presented. By using the dead zone of phase detector effectively, the VCO comparator automatically changes its noise level depending on the input voltage level (Δvin). When Δvin is large, the comparator operates as a low-power delay-line based comparator. On the other hand, when Δvin is small, the VCO is enabled and eye is opened during the oscillation. This suppress input referred noise and enables accurate conversion. The number of oscillation cycle for one comparison is inversely proportional to Δvin and adaptive noise reduction is realized. The VCO comparator does not require any sort of tuning. A 13b SAR ADC with proposed VCO based comparator was fabricated in 65-nm CMOS. By off-chip LMS calibration, the ADC achieves SNDR 66 dB at 1 MS/s with FoM of 29fJ/conv.-step.

UR - http://www.scopus.com/inward/record.url?scp=84909977218&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84909977218&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2014.6942109

DO - 10.1109/ESSCIRC.2014.6942109

M3 - Conference contribution

AN - SCOPUS:84909977218

SN - 9781479956944

SP - 411

EP - 414

BT - European Solid-State Circuits Conference

PB - IEEE Computer Society

ER -