A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration

Koki Tanaka, Ryo Saito, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A 6-bit high-speed and low-power pipelined binary-search ADC is presented. Over GHz conversion rate is achieved by passive pipeline operation without amplifier. 'Memory effect' caused by charge sharing in the passive pipeline operation is cancelled by charge reset and flatness of frequency response of the converter is improved. Memory effect canceller also makes it easy to calibrate reference voltage to each comparator and to enhance SNDR. The prototype ADC fabricated in 40nm-CMOS achieved 29.21 dB SNDR with 1.6 GS/s at supply voltage of 0.9 V. The ADC achieved a FoM of 84.1 fJ/conv.step.

Original languageEnglish
Title of host publicationEuropean Solid-State Circuits Conference
PublisherIEEE Computer Society
Pages327-330
Number of pages4
Volume2015-October
ISBN (Print)9781467374705
DOIs
Publication statusPublished - 2015 Oct 30
Event41st European Solid-State Circuits Conference, ESSCIRC 2015 - Graz, Austria
Duration: 2015 Sep 142015 Sep 18

Other

Other41st European Solid-State Circuits Conference, ESSCIRC 2015
CountryAustria
CityGraz
Period15/9/1415/9/18

Fingerprint

Pipelines
Calibration
Data storage equipment
Electric potential
Frequency response

Keywords

  • binary-search ADC
  • memory effect cenceller
  • passive pipeline operation
  • reference voltage calibration

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Tanaka, K., Saito, R., & Ishikuro, H. (2015). A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration. In European Solid-State Circuits Conference (Vol. 2015-October, pp. 327-330). [7313893] IEEE Computer Society. https://doi.org/10.1109/ESSCIRC.2015.7313893

A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration. / Tanaka, Koki; Saito, Ryo; Ishikuro, Hiroki.

European Solid-State Circuits Conference. Vol. 2015-October IEEE Computer Society, 2015. p. 327-330 7313893.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Tanaka, K, Saito, R & Ishikuro, H 2015, A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration. in European Solid-State Circuits Conference. vol. 2015-October, 7313893, IEEE Computer Society, pp. 327-330, 41st European Solid-State Circuits Conference, ESSCIRC 2015, Graz, Austria, 15/9/14. https://doi.org/10.1109/ESSCIRC.2015.7313893
Tanaka K, Saito R, Ishikuro H. A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration. In European Solid-State Circuits Conference. Vol. 2015-October. IEEE Computer Society. 2015. p. 327-330. 7313893 https://doi.org/10.1109/ESSCIRC.2015.7313893
Tanaka, Koki ; Saito, Ryo ; Ishikuro, Hiroki. / A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration. European Solid-State Circuits Conference. Vol. 2015-October IEEE Computer Society, 2015. pp. 327-330
@inproceedings{81f5df43e0e1430ea39bce388056a01c,
title = "A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration",
abstract = "A 6-bit high-speed and low-power pipelined binary-search ADC is presented. Over GHz conversion rate is achieved by passive pipeline operation without amplifier. 'Memory effect' caused by charge sharing in the passive pipeline operation is cancelled by charge reset and flatness of frequency response of the converter is improved. Memory effect canceller also makes it easy to calibrate reference voltage to each comparator and to enhance SNDR. The prototype ADC fabricated in 40nm-CMOS achieved 29.21 dB SNDR with 1.6 GS/s at supply voltage of 0.9 V. The ADC achieved a FoM of 84.1 fJ/conv.step.",
keywords = "binary-search ADC, memory effect cenceller, passive pipeline operation, reference voltage calibration",
author = "Koki Tanaka and Ryo Saito and Hiroki Ishikuro",
year = "2015",
month = "10",
day = "30",
doi = "10.1109/ESSCIRC.2015.7313893",
language = "English",
isbn = "9781467374705",
volume = "2015-October",
pages = "327--330",
booktitle = "European Solid-State Circuits Conference",
publisher = "IEEE Computer Society",

}

TY - GEN

T1 - A 1.6 GS/s 3.17 mW 6-b passive pipelined binary-search ADC with memory effect canceller and reference voltage calibration

AU - Tanaka, Koki

AU - Saito, Ryo

AU - Ishikuro, Hiroki

PY - 2015/10/30

Y1 - 2015/10/30

N2 - A 6-bit high-speed and low-power pipelined binary-search ADC is presented. Over GHz conversion rate is achieved by passive pipeline operation without amplifier. 'Memory effect' caused by charge sharing in the passive pipeline operation is cancelled by charge reset and flatness of frequency response of the converter is improved. Memory effect canceller also makes it easy to calibrate reference voltage to each comparator and to enhance SNDR. The prototype ADC fabricated in 40nm-CMOS achieved 29.21 dB SNDR with 1.6 GS/s at supply voltage of 0.9 V. The ADC achieved a FoM of 84.1 fJ/conv.step.

AB - A 6-bit high-speed and low-power pipelined binary-search ADC is presented. Over GHz conversion rate is achieved by passive pipeline operation without amplifier. 'Memory effect' caused by charge sharing in the passive pipeline operation is cancelled by charge reset and flatness of frequency response of the converter is improved. Memory effect canceller also makes it easy to calibrate reference voltage to each comparator and to enhance SNDR. The prototype ADC fabricated in 40nm-CMOS achieved 29.21 dB SNDR with 1.6 GS/s at supply voltage of 0.9 V. The ADC achieved a FoM of 84.1 fJ/conv.step.

KW - binary-search ADC

KW - memory effect cenceller

KW - passive pipeline operation

KW - reference voltage calibration

UR - http://www.scopus.com/inward/record.url?scp=84958779023&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84958779023&partnerID=8YFLogxK

U2 - 10.1109/ESSCIRC.2015.7313893

DO - 10.1109/ESSCIRC.2015.7313893

M3 - Conference contribution

AN - SCOPUS:84958779023

SN - 9781467374705

VL - 2015-October

SP - 327

EP - 330

BT - European Solid-State Circuits Conference

PB - IEEE Computer Society

ER -