A 20-GHz injection-locked LC divider with a 25-% locking range

Takayuki Shibasaki, Hirotaka Tamura, Kouichi Kanda, Hisakatsu Yamaguchi, Junji Ogawa, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

12 Citations (Scopus)

Abstract

A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90-nm CMOS technology operates at 20 GHz with 25-% locking range while consuming 6.4 m W of power.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Pages170-171
Number of pages2
Publication statusPublished - 2006
Event2006 Symposium on VLSI Circuits, VLSIC - Honolulu, HI, United States
Duration: 2006 Jun 152006 Jun 17

Other

Other2006 Symposium on VLSI Circuits, VLSIC
CountryUnited States
CityHonolulu, HI
Period06/6/1506/6/17

Fingerprint

Coupled circuits
Topology

Keywords

  • CMOS
  • Frequency divider
  • Injection locking
  • Miller divider
  • Quadrature
  • Voltage-controlled oscillator (VCO)

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Shibasaki, T., Tamura, H., Kanda, K., Yamaguchi, H., Ogawa, J., & Kuroda, T. (2006). A 20-GHz injection-locked LC divider with a 25-% locking range. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers (pp. 170-171). [1705364]

A 20-GHz injection-locked LC divider with a 25-% locking range. / Shibasaki, Takayuki; Tamura, Hirotaka; Kanda, Kouichi; Yamaguchi, Hisakatsu; Ogawa, Junji; Kuroda, Tadahiro.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2006. p. 170-171 1705364.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Shibasaki, T, Tamura, H, Kanda, K, Yamaguchi, H, Ogawa, J & Kuroda, T 2006, A 20-GHz injection-locked LC divider with a 25-% locking range. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 1705364, pp. 170-171, 2006 Symposium on VLSI Circuits, VLSIC, Honolulu, HI, United States, 06/6/15.
Shibasaki T, Tamura H, Kanda K, Yamaguchi H, Ogawa J, Kuroda T. A 20-GHz injection-locked LC divider with a 25-% locking range. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2006. p. 170-171. 1705364
Shibasaki, Takayuki ; Tamura, Hirotaka ; Kanda, Kouichi ; Yamaguchi, Hisakatsu ; Ogawa, Junji ; Kuroda, Tadahiro. / A 20-GHz injection-locked LC divider with a 25-% locking range. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2006. pp. 170-171
@inproceedings{f24cbc112d0d4e35b8fc09e7a6da0803,
title = "A 20-GHz injection-locked LC divider with a 25-{\%} locking range",
abstract = "A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90-nm CMOS technology operates at 20 GHz with 25-{\%} locking range while consuming 6.4 m W of power.",
keywords = "CMOS, Frequency divider, Injection locking, Miller divider, Quadrature, Voltage-controlled oscillator (VCO)",
author = "Takayuki Shibasaki and Hirotaka Tamura and Kouichi Kanda and Hisakatsu Yamaguchi and Junji Ogawa and Tadahiro Kuroda",
year = "2006",
language = "English",
isbn = "1424400066",
pages = "170--171",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - A 20-GHz injection-locked LC divider with a 25-% locking range

AU - Shibasaki, Takayuki

AU - Tamura, Hirotaka

AU - Kanda, Kouichi

AU - Yamaguchi, Hisakatsu

AU - Ogawa, Junji

AU - Kuroda, Tadahiro

PY - 2006

Y1 - 2006

N2 - A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90-nm CMOS technology operates at 20 GHz with 25-% locking range while consuming 6.4 m W of power.

AB - A 20-GHz injection-locked LC divider is described. A Miller divider topology was employed along with a coupling circuit to maximize the locking range. A test chip designed in a 90-nm CMOS technology operates at 20 GHz with 25-% locking range while consuming 6.4 m W of power.

KW - CMOS

KW - Frequency divider

KW - Injection locking

KW - Miller divider

KW - Quadrature

KW - Voltage-controlled oscillator (VCO)

UR - http://www.scopus.com/inward/record.url?scp=39749145869&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=39749145869&partnerID=8YFLogxK

M3 - Conference contribution

SN - 1424400066

SN - 9781424400065

SP - 170

EP - 171

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -