A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking

Yasufumi Sugimori; Yoshinori Kohama; Mitsuko Saito; Yoichi Yoshida; Noriyuki Miura; Hiroki Ishikuro; Takayasu Sakurai; Tadahiro Kuroda

doi:10.1109/ISSCC.2009.4977399

A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking

Yasufumi Sugimori, Yoshinori Kohama, Mitsuko Saito, Yoichi Yoshida, Noriyuki Miura, Hiroki Ishikuro, Takayasu Sakurai, Tadahiro Kuroda

Department of Electronics and Electrical Engineering

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

22 Citations (Scopus)

Original language	English
Title of host publication	2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	244-246
Number of pages	3
ISBN (Print)	1424434580, 9781424434589
DOIs	https://doi.org/10.1109/ISSCC.2009.4977399
Publication status	Published - 2009
Event	2009 IEEE International Solid-State Circuits Conference ISSCC 2009 - San Francisco, CA, United States Duration: 2009 Feb 8 → 2009 Feb 12

Publication series

Name	Digest of Technical Papers - IEEE International Solid-State Circuits Conference
ISSN (Print)	0193-6530

Other

Other	2009 IEEE International Solid-State Circuits Conference ISSCC 2009
Country/Territory	United States
City	San Francisco, CA
Period	09/2/8 → 09/2/12

ASJC Scopus subject areas

Electronic, Optical and Magnetic Materials
Electrical and Electronic Engineering

Access to Document

10.1109/ISSCC.2009.4977399

Cite this

Sugimori, Y., Kohama, Y., Saito, M., Yoshida, Y., Miura, N., Ishikuro, H., Sakurai, T., & Kuroda, T. (2009). A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking. In 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009 (pp. 244-246). [4977399] (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISSCC.2009.4977399

A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking. / Sugimori, Yasufumi; Kohama, Yoshinori; Saito, Mitsuko et al.
2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009. Institute of Electrical and Electronics Engineers Inc., 2009. p. 244-246 4977399 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Sugimori, Y, Kohama, Y, Saito, M, Yoshida, Y, Miura, N, Ishikuro, H, Sakurai, T & Kuroda, T 2009, A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking. in 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009., 4977399, Digest of Technical Papers - IEEE International Solid-State Circuits Conference, Institute of Electrical and Electronics Engineers Inc., pp. 244-246, 2009 IEEE International Solid-State Circuits Conference ISSCC 2009, San Francisco, CA, United States, 09/2/8. https://doi.org/10.1109/ISSCC.2009.4977399

Sugimori Y, Kohama Y, Saito M, Yoshida Y, Miura N, Ishikuro H et al. A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking. In 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009. Institute of Electrical and Electronics Engineers Inc. 2009. p. 244-246. 4977399. (Digest of Technical Papers - IEEE International Solid-State Circuits Conference). doi: 10.1109/ISSCC.2009.4977399

Sugimori, Yasufumi ; Kohama, Yoshinori ; Saito, Mitsuko et al. / A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking. 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009. Institute of Electrical and Electronics Engineers Inc., 2009. pp. 244-246 (Digest of Technical Papers - IEEE International Solid-State Circuits Conference).

@inproceedings{51efceb834284b399842755546be496c,

title = "A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking",

author = "Yasufumi Sugimori and Yoshinori Kohama and Mitsuko Saito and Yoichi Yoshida and Noriyuki Miura and Hiroki Ishikuro and Takayasu Sakurai and Tadahiro Kuroda",

year = "2009",

doi = "10.1109/ISSCC.2009.4977399",

language = "English",

isbn = "1424434580",

series = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "244--246",

booktitle = "2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009",

note = "2009 IEEE International Solid-State Circuits Conference ISSCC 2009 ; Conference date: 08-02-2009 Through 12-02-2009",

}

TY - GEN

T1 - A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking

AU - Sugimori, Yasufumi

AU - Kohama, Yoshinori

AU - Saito, Mitsuko

AU - Yoshida, Yoichi

AU - Miura, Noriyuki

AU - Ishikuro, Hiroki

AU - Sakurai, Takayasu

AU - Kuroda, Tadahiro

PY - 2009

Y1 - 2009

UR - http://www.scopus.com/inward/record.url?scp=70349294330&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=70349294330&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2009.4977399

DO - 10.1109/ISSCC.2009.4977399

M3 - Conference contribution

AN - SCOPUS:70349294330

SN - 1424434580

SN - 9781424434589

T3 - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

SP - 244

EP - 246

BT - 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, ISSCC 2009

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 2009 IEEE International Solid-State Circuits Conference ISSCC 2009

Y2 - 8 February 2009 through 12 February 2009

ER -

A 2Gb/s 15pJ/b/chip inductive-coupling programmable bus for NAND flash memory stacking

Publication series

Other

ASJC Scopus subject areas

Access to Document

Other files and links

Cite this