A 40-44 Gb/s 3 × oversampling CMOS CDR/1:16 DEMUX

Nikola Nedovic, Nestoras Tzartzanis, Hirotaka Tamura, Francis M. Rotella, Magnus Wiklund, Yuma Mizutani, Yusuke Okaniwa, Tadahiro Kuroda, Junji Ogawa, William W. Walker

    Research output: Contribution to journalArticle

    20 Citations (Scopus)

    Abstract

    A CMOS CDR and 1:16 demux fabricated in a low-cost 90 nm bulk CMOS process operates at 40-44 Gb/s and dissipates 910 mW. A quarter-rate hybrid phase-tracking/3 × blind-oversampling architecture is used to improve jitter tolerance, reduce the need for high-power CML circuits, and enable frequency acquisition without a reference clock. Input data are sampled using a 24-phase distributed VCO, and a digital CDR recovers 16 bits and a 2.5 GHz clock from 48 demultiplexed samples spanning 16 UI. Conformance to the ITU-T G.8251 jitter tolerance mask (BER < 10-12 with a 231-1 PRBS source) is demonstrated using both an on-chip and an external BERT.

    Original languageEnglish
    Article number4381457
    Pages (from-to)2726-2735
    Number of pages10
    JournalIEEE Journal of Solid-State Circuits
    Volume42
    Issue number12
    DOIs
    Publication statusPublished - 2007 Dec 1

    Keywords

    • CML
    • CMOS
    • Clock and data recovery (CDR)
    • Delay line
    • Demultiplexer
    • Distributed VCO
    • Distributed circuits
    • Hybrid CDR
    • Jitter tolerance
    • Optical communications
    • Oversam-pling
    • Serializer-deserializer

    ASJC Scopus subject areas

    • Electrical and Electronic Engineering

    Fingerprint Dive into the research topics of 'A 40-44 Gb/s 3 × oversampling CMOS CDR/1:16 DEMUX'. Together they form a unique fingerprint.

  • Cite this

    Nedovic, N., Tzartzanis, N., Tamura, H., Rotella, F. M., Wiklund, M., Mizutani, Y., Okaniwa, Y., Kuroda, T., Ogawa, J., & Walker, W. W. (2007). A 40-44 Gb/s 3 × oversampling CMOS CDR/1:16 DEMUX. IEEE Journal of Solid-State Circuits, 42(12), 2726-2735. [4381457]. https://doi.org/10.1109/JSSC.2007.908714