Abstract
A CMOS CDR and 1:16 demux fabricated in a low-cost 90 nm bulk CMOS process operates at 40-44 Gb/s and dissipates 910 mW. A quarter-rate hybrid phase-tracking/3 × blind-oversampling architecture is used to improve jitter tolerance, reduce the need for high-power CML circuits, and enable frequency acquisition without a reference clock. Input data are sampled using a 24-phase distributed VCO, and a digital CDR recovers 16 bits and a 2.5 GHz clock from 48 demultiplexed samples spanning 16 UI. Conformance to the ITU-T G.8251 jitter tolerance mask (BER < 10-12 with a 231-1 PRBS source) is demonstrated using both an on-chip and an external BERT.
Original language | English |
---|---|
Article number | 4381457 |
Pages (from-to) | 2726-2735 |
Number of pages | 10 |
Journal | IEEE Journal of Solid-State Circuits |
Volume | 42 |
Issue number | 12 |
DOIs | |
Publication status | Published - 2007 Dec |
Externally published | Yes |
Keywords
- CML
- CMOS
- Clock and data recovery (CDR)
- Delay line
- Demultiplexer
- Distributed VCO
- Distributed circuits
- Hybrid CDR
- Jitter tolerance
- Optical communications
- Oversam-pling
- Serializer-deserializer
ASJC Scopus subject areas
- Electrical and Electronic Engineering