A 40-to-44Gb/s 3× oversampling CMOS CDR/1: 16 DEMUX

Nikola Nedovic, Nestoras Tzartzanis, Hirotaka Tamura, Francis Rotella, Magnus Wiklund, Yuma Mizutani, Yusuke Okanlwa, Tadahiro Kuroda, Junji Ogawa, William Walker

Research output: Chapter in Book/Report/Conference proceedingConference contribution

6 Citations (Scopus)

Abstract

A 3× oversampling CDR and 1:16 DEWUX occupies 0.8×1.8mm 2 in a 90nm CMOS process. The chip operates at 40 to 44Gb/s and dissipates 0 91W. Input data is sampled using a 24-phase distributed VCO and a digital CDR recovers 16 bits and a 2.5GHz clock from 48 demultiplexed samples spanning 16UI. Conformance to the ITU G.8251 jitter tolerance mask (BER <10-12 with a 231-1 PRBS source) is demonstrated.

Original languageEnglish
Title of host publicationDigest of Technical Papers - IEEE International Solid-State Circuits Conference
DOIs
Publication statusPublished - 2007
Event54th IEEE International Solid-State Circuits Conference, ISSCC 2007 - San Francisco, CA, United States
Duration: 2007 Feb 112007 Feb 15

Other

Other54th IEEE International Solid-State Circuits Conference, ISSCC 2007
CountryUnited States
CitySan Francisco, CA
Period07/2/1107/2/15

Fingerprint

Variable frequency oscillators
Jitter
Masks
Clocks

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Nedovic, N., Tzartzanis, N., Tamura, H., Rotella, F., Wiklund, M., Mizutani, Y., ... Walker, W. (2007). A 40-to-44Gb/s 3× oversampling CMOS CDR/1: 16 DEMUX. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference [4242346] https://doi.org/10.1109/ISSCC.2007.373375

A 40-to-44Gb/s 3× oversampling CMOS CDR/1 : 16 DEMUX. / Nedovic, Nikola; Tzartzanis, Nestoras; Tamura, Hirotaka; Rotella, Francis; Wiklund, Magnus; Mizutani, Yuma; Okanlwa, Yusuke; Kuroda, Tadahiro; Ogawa, Junji; Walker, William.

Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2007. 4242346.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nedovic, N, Tzartzanis, N, Tamura, H, Rotella, F, Wiklund, M, Mizutani, Y, Okanlwa, Y, Kuroda, T, Ogawa, J & Walker, W 2007, A 40-to-44Gb/s 3× oversampling CMOS CDR/1: 16 DEMUX. in Digest of Technical Papers - IEEE International Solid-State Circuits Conference., 4242346, 54th IEEE International Solid-State Circuits Conference, ISSCC 2007, San Francisco, CA, United States, 07/2/11. https://doi.org/10.1109/ISSCC.2007.373375
Nedovic N, Tzartzanis N, Tamura H, Rotella F, Wiklund M, Mizutani Y et al. A 40-to-44Gb/s 3× oversampling CMOS CDR/1: 16 DEMUX. In Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2007. 4242346 https://doi.org/10.1109/ISSCC.2007.373375
Nedovic, Nikola ; Tzartzanis, Nestoras ; Tamura, Hirotaka ; Rotella, Francis ; Wiklund, Magnus ; Mizutani, Yuma ; Okanlwa, Yusuke ; Kuroda, Tadahiro ; Ogawa, Junji ; Walker, William. / A 40-to-44Gb/s 3× oversampling CMOS CDR/1 : 16 DEMUX. Digest of Technical Papers - IEEE International Solid-State Circuits Conference. 2007.
@inproceedings{70b20d3126984fa3a79fe0edaa2e45b4,
title = "A 40-to-44Gb/s 3× oversampling CMOS CDR/1: 16 DEMUX",
abstract = "A 3× oversampling CDR and 1:16 DEWUX occupies 0.8×1.8mm 2 in a 90nm CMOS process. The chip operates at 40 to 44Gb/s and dissipates 0 91W. Input data is sampled using a 24-phase distributed VCO and a digital CDR recovers 16 bits and a 2.5GHz clock from 48 demultiplexed samples spanning 16UI. Conformance to the ITU G.8251 jitter tolerance mask (BER <10-12 with a 231-1 PRBS source) is demonstrated.",
author = "Nikola Nedovic and Nestoras Tzartzanis and Hirotaka Tamura and Francis Rotella and Magnus Wiklund and Yuma Mizutani and Yusuke Okanlwa and Tadahiro Kuroda and Junji Ogawa and William Walker",
year = "2007",
doi = "10.1109/ISSCC.2007.373375",
language = "English",
isbn = "1424408539",
booktitle = "Digest of Technical Papers - IEEE International Solid-State Circuits Conference",

}

TY - GEN

T1 - A 40-to-44Gb/s 3× oversampling CMOS CDR/1

T2 - 16 DEMUX

AU - Nedovic, Nikola

AU - Tzartzanis, Nestoras

AU - Tamura, Hirotaka

AU - Rotella, Francis

AU - Wiklund, Magnus

AU - Mizutani, Yuma

AU - Okanlwa, Yusuke

AU - Kuroda, Tadahiro

AU - Ogawa, Junji

AU - Walker, William

PY - 2007

Y1 - 2007

N2 - A 3× oversampling CDR and 1:16 DEWUX occupies 0.8×1.8mm 2 in a 90nm CMOS process. The chip operates at 40 to 44Gb/s and dissipates 0 91W. Input data is sampled using a 24-phase distributed VCO and a digital CDR recovers 16 bits and a 2.5GHz clock from 48 demultiplexed samples spanning 16UI. Conformance to the ITU G.8251 jitter tolerance mask (BER <10-12 with a 231-1 PRBS source) is demonstrated.

AB - A 3× oversampling CDR and 1:16 DEWUX occupies 0.8×1.8mm 2 in a 90nm CMOS process. The chip operates at 40 to 44Gb/s and dissipates 0 91W. Input data is sampled using a 24-phase distributed VCO and a digital CDR recovers 16 bits and a 2.5GHz clock from 48 demultiplexed samples spanning 16UI. Conformance to the ITU G.8251 jitter tolerance mask (BER <10-12 with a 231-1 PRBS source) is demonstrated.

UR - http://www.scopus.com/inward/record.url?scp=34548829073&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=34548829073&partnerID=8YFLogxK

U2 - 10.1109/ISSCC.2007.373375

DO - 10.1109/ISSCC.2007.373375

M3 - Conference contribution

AN - SCOPUS:34548829073

SN - 1424408539

SN - 9781424408535

BT - Digest of Technical Papers - IEEE International Solid-State Circuits Conference

ER -