A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors

Yasuhisa Shimazaki; Noriyuki Miura; Tadahiro Kuroda

doi:10.1109/COOLChips.2012.6216583

A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors

Yasuhisa Shimazaki, Noriyuki Miura, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Original language	English
Title of host publication	Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV
DOIs	https://doi.org/10.1109/COOLChips.2012.6216583
Publication status	Published - 2012 Jul 25
Event	15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV - Yokohama, Japan Duration: 2012 Apr 18 → 2012 Apr 20

Publication series

Name	Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV

Other

Other	15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV
Country	Japan
City	Yokohama
Period	12/4/18 → 12/4/20

ASJC Scopus subject areas

Computer Networks and Communications

Access to Document

10.1109/COOLChips.2012.6216583

Cite this

Shimazaki, Y., Miura, N., & Kuroda, T. (2012). A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors. In Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV [6216583] (Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV). https://doi.org/10.1109/COOLChips.2012.6216583

A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors. / Shimazaki, Yasuhisa; Miura, Noriyuki; Kuroda, Tadahiro.

Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV. 2012. 6216583 (Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution

Shimazaki, Y, Miura, N & Kuroda, T 2012, A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors. in Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV., 6216583, Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV, 15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV, Yokohama, Japan, 12/4/18. https://doi.org/10.1109/COOLChips.2012.6216583

Shimazaki Y, Miura N, Kuroda T. A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors. In Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV. 2012. 6216583. (Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV). https://doi.org/10.1109/COOLChips.2012.6216583

Shimazaki, Yasuhisa ; Miura, Noriyuki ; Kuroda, Tadahiro. / A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors. Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV. 2012. (Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV).

@inproceedings{662ef578786e412e8ed987c7b6e77d54,

title = "A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors",

author = "Yasuhisa Shimazaki and Noriyuki Miura and Tadahiro Kuroda",

year = "2012",

month = jul,

day = "25",

doi = "10.1109/COOLChips.2012.6216583",

language = "English",

isbn = "9781467312028",

series = "Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV",

booktitle = "Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV",

note = "15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV ; Conference date: 18-04-2012 Through 20-04-2012",

}

TY - GEN

T1 - A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors

AU - Shimazaki, Yasuhisa

AU - Miura, Noriyuki

AU - Kuroda, Tadahiro

PY - 2012/7/25

Y1 - 2012/7/25

UR - http://www.scopus.com/inward/record.url?scp=84864067238&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84864067238&partnerID=8YFLogxK

U2 - 10.1109/COOLChips.2012.6216583

DO - 10.1109/COOLChips.2012.6216583

M3 - Conference contribution

AN - SCOPUS:84864067238

SN - 9781467312028

T3 - Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV

BT - Symposium on Low-Power and High-Speed Chips - Proceedings for 2012 IEEE COOL Chips XV

T2 - 15th IEEE Symposium on Low-Powerand High-Speed Chips, COOL Chips XV

Y2 - 18 April 2012 through 20 April 2012

ER -