A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors

Yasuhisa Shimazaki, Noriyuki Miura, Tadahiro Kuroda

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    1 Citation (Scopus)

    Fingerprint

    Dive into the research topics of 'A 5.184Gbps/ch through-chip interface and automated place-and-route design methodology for 3-D integration of 45nm CMOS processors'. Together they form a unique fingerprint.