A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications

Tsutomu Takeya, Kazuhisa Sunaga, Koichi Yamaguchi, Hideyuki Sugita, Yoichi Yoshida, Masayuki Mizuno, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present a 6Gb/s wireline receiver having Frequency Division Multiplexing (FDM) with four frequency sub-channels. Its 6GS/s discrete-time filter consumes less power than a conventional filter which requires the same number of high-speed analog mixers as sub-channels and provides channel filtering of FDM signals that contain four 1.5GSymbol/s data. Improved I/Q-based phase detection using only in-phase amplitude makes possible low-power symbol-rate clock recovery. The FDM receiver fabricated in 90nm CMOS process achieves BER<10-12 over a 25cm low-ε channel, while consuming 250mW from a 1.4V supply.

Original languageEnglish
Title of host publicationProceedings of the Custom Integrated Circuits Conference
DOIs
Publication statusPublished - 2010
Event32nd Annual Custom Integrated Circuits Conference - The Showcase for Circuit Design in the Heart of Silicon Valley, CICC 2010 - San Jose, CA, United States
Duration: 2010 Sep 192010 Sep 22

Other

Other32nd Annual Custom Integrated Circuits Conference - The Showcase for Circuit Design in the Heart of Silicon Valley, CICC 2010
CountryUnited States
CitySan Jose, CA
Period10/9/1910/9/22

Fingerprint

Frequency division multiplexing
Communication
Clocks
Recovery

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Takeya, T., Sunaga, K., Yamaguchi, K., Sugita, H., Yoshida, Y., Mizuno, M., & Kuroda, T. (2010). A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications. In Proceedings of the Custom Integrated Circuits Conference [5617600] https://doi.org/10.1109/CICC.2010.5617600

A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications. / Takeya, Tsutomu; Sunaga, Kazuhisa; Yamaguchi, Koichi; Sugita, Hideyuki; Yoshida, Yoichi; Mizuno, Masayuki; Kuroda, Tadahiro.

Proceedings of the Custom Integrated Circuits Conference. 2010. 5617600.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Takeya, T, Sunaga, K, Yamaguchi, K, Sugita, H, Yoshida, Y, Mizuno, M & Kuroda, T 2010, A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications. in Proceedings of the Custom Integrated Circuits Conference., 5617600, 32nd Annual Custom Integrated Circuits Conference - The Showcase for Circuit Design in the Heart of Silicon Valley, CICC 2010, San Jose, CA, United States, 10/9/19. https://doi.org/10.1109/CICC.2010.5617600
Takeya T, Sunaga K, Yamaguchi K, Sugita H, Yoshida Y, Mizuno M et al. A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications. In Proceedings of the Custom Integrated Circuits Conference. 2010. 5617600 https://doi.org/10.1109/CICC.2010.5617600
Takeya, Tsutomu ; Sunaga, Kazuhisa ; Yamaguchi, Koichi ; Sugita, Hideyuki ; Yoshida, Yoichi ; Mizuno, Masayuki ; Kuroda, Tadahiro. / A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications. Proceedings of the Custom Integrated Circuits Conference. 2010.
@inproceedings{43a971f284b3401ebced2e7933c7652b,
title = "A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications",
abstract = "We present a 6Gb/s wireline receiver having Frequency Division Multiplexing (FDM) with four frequency sub-channels. Its 6GS/s discrete-time filter consumes less power than a conventional filter which requires the same number of high-speed analog mixers as sub-channels and provides channel filtering of FDM signals that contain four 1.5GSymbol/s data. Improved I/Q-based phase detection using only in-phase amplitude makes possible low-power symbol-rate clock recovery. The FDM receiver fabricated in 90nm CMOS process achieves BER<10-12 over a 25cm low-ε channel, while consuming 250mW from a 1.4V supply.",
author = "Tsutomu Takeya and Kazuhisa Sunaga and Koichi Yamaguchi and Hideyuki Sugita and Yoichi Yoshida and Masayuki Mizuno and Tadahiro Kuroda",
year = "2010",
doi = "10.1109/CICC.2010.5617600",
language = "English",
isbn = "9781424457588",
booktitle = "Proceedings of the Custom Integrated Circuits Conference",

}

TY - GEN

T1 - A 6Gb/s receiver with discrete-time based channel filtering for wireline FDM communications

AU - Takeya, Tsutomu

AU - Sunaga, Kazuhisa

AU - Yamaguchi, Koichi

AU - Sugita, Hideyuki

AU - Yoshida, Yoichi

AU - Mizuno, Masayuki

AU - Kuroda, Tadahiro

PY - 2010

Y1 - 2010

N2 - We present a 6Gb/s wireline receiver having Frequency Division Multiplexing (FDM) with four frequency sub-channels. Its 6GS/s discrete-time filter consumes less power than a conventional filter which requires the same number of high-speed analog mixers as sub-channels and provides channel filtering of FDM signals that contain four 1.5GSymbol/s data. Improved I/Q-based phase detection using only in-phase amplitude makes possible low-power symbol-rate clock recovery. The FDM receiver fabricated in 90nm CMOS process achieves BER<10-12 over a 25cm low-ε channel, while consuming 250mW from a 1.4V supply.

AB - We present a 6Gb/s wireline receiver having Frequency Division Multiplexing (FDM) with four frequency sub-channels. Its 6GS/s discrete-time filter consumes less power than a conventional filter which requires the same number of high-speed analog mixers as sub-channels and provides channel filtering of FDM signals that contain four 1.5GSymbol/s data. Improved I/Q-based phase detection using only in-phase amplitude makes possible low-power symbol-rate clock recovery. The FDM receiver fabricated in 90nm CMOS process achieves BER<10-12 over a 25cm low-ε channel, while consuming 250mW from a 1.4V supply.

UR - http://www.scopus.com/inward/record.url?scp=78649826339&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78649826339&partnerID=8YFLogxK

U2 - 10.1109/CICC.2010.5617600

DO - 10.1109/CICC.2010.5617600

M3 - Conference contribution

AN - SCOPUS:78649826339

SN - 9781424457588

BT - Proceedings of the Custom Integrated Circuits Conference

ER -