A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS

Lechang Liu, Keisuke Ishikawa, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

A 0.3V parametric resonance based sub-GHz injection-locked frequency multiplier is developed in 90nm CMOS. This is the first reported variation-tolerant frequency multiplier with 0.3V supply voltage. It achieves 720μW power consumption and -110dBc@600kHz phase noise with the lowest supply voltage in state-of-the-art frequency synthesizers.

Original languageEnglish
Title of host publicationIEEE Symposium on VLSI Circuits, Digest of Technical Papers
Publication statusPublished - 2013
Event2013 Symposium on VLSI Circuits, VLSIC 2013 - Kyoto, Japan
Duration: 2013 Jun 122013 Jun 14

Other

Other2013 Symposium on VLSI Circuits, VLSIC 2013
CountryJapan
CityKyoto
Period13/6/1213/6/14

Fingerprint

Frequency multiplying circuits
Frequency synthesizers
Electric potential
Phase noise
Electric power utilization

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Liu, L., Ishikawa, K., & Kuroda, T. (2013). A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers [6578639]

A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS. / Liu, Lechang; Ishikawa, Keisuke; Kuroda, Tadahiro.

IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2013. 6578639.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Liu, L, Ishikawa, K & Kuroda, T 2013, A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS. in IEEE Symposium on VLSI Circuits, Digest of Technical Papers., 6578639, 2013 Symposium on VLSI Circuits, VLSIC 2013, Kyoto, Japan, 13/6/12.
Liu L, Ishikawa K, Kuroda T. A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS. In IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2013. 6578639
Liu, Lechang ; Ishikawa, Keisuke ; Kuroda, Tadahiro. / A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS. IEEE Symposium on VLSI Circuits, Digest of Technical Papers. 2013.
@inproceedings{7c5e396384934f329856abf85f676e56,
title = "A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS",
abstract = "A 0.3V parametric resonance based sub-GHz injection-locked frequency multiplier is developed in 90nm CMOS. This is the first reported variation-tolerant frequency multiplier with 0.3V supply voltage. It achieves 720μW power consumption and -110dBc@600kHz phase noise with the lowest supply voltage in state-of-the-art frequency synthesizers.",
author = "Lechang Liu and Keisuke Ishikawa and Tadahiro Kuroda",
year = "2013",
language = "English",
isbn = "9784863483484",
booktitle = "IEEE Symposium on VLSI Circuits, Digest of Technical Papers",

}

TY - GEN

T1 - A 720μW 873MHz-1.008GHz injection-locked frequency multiplier with 0.3V supply voltage in 90nm CMOS

AU - Liu, Lechang

AU - Ishikawa, Keisuke

AU - Kuroda, Tadahiro

PY - 2013

Y1 - 2013

N2 - A 0.3V parametric resonance based sub-GHz injection-locked frequency multiplier is developed in 90nm CMOS. This is the first reported variation-tolerant frequency multiplier with 0.3V supply voltage. It achieves 720μW power consumption and -110dBc@600kHz phase noise with the lowest supply voltage in state-of-the-art frequency synthesizers.

AB - A 0.3V parametric resonance based sub-GHz injection-locked frequency multiplier is developed in 90nm CMOS. This is the first reported variation-tolerant frequency multiplier with 0.3V supply voltage. It achieves 720μW power consumption and -110dBc@600kHz phase noise with the lowest supply voltage in state-of-the-art frequency synthesizers.

UR - http://www.scopus.com/inward/record.url?scp=84883797229&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84883797229&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:84883797229

SN - 9784863483484

BT - IEEE Symposium on VLSI Circuits, Digest of Technical Papers

ER -