A 9-bit 100-MS/s 1.46-mW tri-level SAR ADC in 65nm CMOS

Yanfei Chen, Sanroku Tsukamoto, Tadahiro Kuroda

Research output: Contribution to journalArticle

3 Citations (Scopus)

Abstract

A 9-bit 100-MS/s successive approximation register (SAR) ADC with low power and small area has been implemented in 65- nm CMOS technology. A tri-level charge redistribution technique is proposed to reduce DAC switching energy and settling time. By connecting bottom plates of differential capacitor arrays for charge sharing, extra reference voltage is avoided. Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail-to-rail input range. Split capacitor arrays with mismatch calibration are implemented for small area and small input capacitance without linearity degradation. The ADC achieves a peak SNDR of 53.1 dB and consumes 1.46 mW from a 1.2-V supply, resulting in a figure of merit (FOM) of 39 fJ/conversion-step. The total active area is 0.012 mm 2 and the input capacitance is 180 fF.

Original languageEnglish
Pages (from-to)2600-2608
Number of pages9
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE93-A
Issue number12
DOIs
Publication statusPublished - 2010 Dec

Fingerprint

Successive Approximation
Capacitor
Capacitors
Voltage
Capacitance
Rails
Electric potential
Charge
Redistribution
Energy
Linearity
Figure
Sharing
Degradation
Calibration
Range of data

Keywords

  • ADC
  • Calibration
  • Charge redistribution
  • Low power
  • Successive approximation

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

A 9-bit 100-MS/s 1.46-mW tri-level SAR ADC in 65nm CMOS. / Chen, Yanfei; Tsukamoto, Sanroku; Kuroda, Tadahiro.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E93-A, No. 12, 12.2010, p. 2600-2608.

Research output: Contribution to journalArticle

@article{752f0acb1c284f0388aea151f6a64e51,
title = "A 9-bit 100-MS/s 1.46-mW tri-level SAR ADC in 65nm CMOS",
abstract = "A 9-bit 100-MS/s successive approximation register (SAR) ADC with low power and small area has been implemented in 65- nm CMOS technology. A tri-level charge redistribution technique is proposed to reduce DAC switching energy and settling time. By connecting bottom plates of differential capacitor arrays for charge sharing, extra reference voltage is avoided. Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail-to-rail input range. Split capacitor arrays with mismatch calibration are implemented for small area and small input capacitance without linearity degradation. The ADC achieves a peak SNDR of 53.1 dB and consumes 1.46 mW from a 1.2-V supply, resulting in a figure of merit (FOM) of 39 fJ/conversion-step. The total active area is 0.012 mm 2 and the input capacitance is 180 fF.",
keywords = "ADC, Calibration, Charge redistribution, Low power, Successive approximation",
author = "Yanfei Chen and Sanroku Tsukamoto and Tadahiro Kuroda",
year = "2010",
month = "12",
doi = "10.1587/transfun.E93.A.2600",
language = "English",
volume = "E93-A",
pages = "2600--2608",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A 9-bit 100-MS/s 1.46-mW tri-level SAR ADC in 65nm CMOS

AU - Chen, Yanfei

AU - Tsukamoto, Sanroku

AU - Kuroda, Tadahiro

PY - 2010/12

Y1 - 2010/12

N2 - A 9-bit 100-MS/s successive approximation register (SAR) ADC with low power and small area has been implemented in 65- nm CMOS technology. A tri-level charge redistribution technique is proposed to reduce DAC switching energy and settling time. By connecting bottom plates of differential capacitor arrays for charge sharing, extra reference voltage is avoided. Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail-to-rail input range. Split capacitor arrays with mismatch calibration are implemented for small area and small input capacitance without linearity degradation. The ADC achieves a peak SNDR of 53.1 dB and consumes 1.46 mW from a 1.2-V supply, resulting in a figure of merit (FOM) of 39 fJ/conversion-step. The total active area is 0.012 mm 2 and the input capacitance is 180 fF.

AB - A 9-bit 100-MS/s successive approximation register (SAR) ADC with low power and small area has been implemented in 65- nm CMOS technology. A tri-level charge redistribution technique is proposed to reduce DAC switching energy and settling time. By connecting bottom plates of differential capacitor arrays for charge sharing, extra reference voltage is avoided. Two reference voltages charging and discharging the capacitors are chosen to be supply voltage and ground in order to save energy and achieve a rail-to-rail input range. Split capacitor arrays with mismatch calibration are implemented for small area and small input capacitance without linearity degradation. The ADC achieves a peak SNDR of 53.1 dB and consumes 1.46 mW from a 1.2-V supply, resulting in a figure of merit (FOM) of 39 fJ/conversion-step. The total active area is 0.012 mm 2 and the input capacitance is 180 fF.

KW - ADC

KW - Calibration

KW - Charge redistribution

KW - Low power

KW - Successive approximation

UR - http://www.scopus.com/inward/record.url?scp=78649999080&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78649999080&partnerID=8YFLogxK

U2 - 10.1587/transfun.E93.A.2600

DO - 10.1587/transfun.E93.A.2600

M3 - Article

VL - E93-A

SP - 2600

EP - 2608

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -