A bitline leakage compensation scheme for low-voltage SRAMs

Ken'ichi Agawa, Hiroyuki Hara, Toshinari Takayanagi, Tadahiro Kuroda

Research output: Contribution to journalArticle

53 Citations (Scopus)

Abstract

A bitline leakage current of an SRAM, induced by leakage current of the transmission transistors in the cells that are associated with the bitline, increases as the threshold voltage (VTH) of the transistors is reduced for high performance at low power-supply voltage (VDD). The increased bitline leakage causes slow or incorrect read/write operation of an SRAM because the leakage current acts as noise current for a sense amplifier. In this paper, the problem has been solved from a circuitry point of view, and the scheme which detects the bitline leakage current in a precharge cycle and compensates for it during a read/write cycle is proposed. Employing this scheme, the SRAM with 360-μA bitline leakage current can perform a read/write operation at the same speed as one that has no bitline leakage current. This enables a 0.1-V reduction in VTH, and keeps the VTH and delay scalability of a high-performance SRAM in technology progress. An experimental 8-kb SRAM with 256 rows in fabricated in a 0.25-μm CMOS technology, which demonstrates the effectiveness of the scheme.

Original languageEnglish
Pages (from-to)726-734
Number of pages9
JournalIEEE Journal of Solid-State Circuits
Volume36
Issue number5
DOIs
Publication statusPublished - 2001 May

Fingerprint

Static random access storage
Leakage currents
Electric potential
Transistors
Threshold voltage
Compensation and Redress
Scalability

Keywords

  • Bitline leakage currents
  • CMOS analog integrated circuits
  • Compensation scheme
  • Leak detection
  • Low-voltage operation
  • SRAM chips

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A bitline leakage compensation scheme for low-voltage SRAMs. / Agawa, Ken'ichi; Hara, Hiroyuki; Takayanagi, Toshinari; Kuroda, Tadahiro.

In: IEEE Journal of Solid-State Circuits, Vol. 36, No. 5, 05.2001, p. 726-734.

Research output: Contribution to journalArticle

Agawa, Ken'ichi ; Hara, Hiroyuki ; Takayanagi, Toshinari ; Kuroda, Tadahiro. / A bitline leakage compensation scheme for low-voltage SRAMs. In: IEEE Journal of Solid-State Circuits. 2001 ; Vol. 36, No. 5. pp. 726-734.
@article{d2e58ecb7ef0435083b29d6a6b673210,
title = "A bitline leakage compensation scheme for low-voltage SRAMs",
abstract = "A bitline leakage current of an SRAM, induced by leakage current of the transmission transistors in the cells that are associated with the bitline, increases as the threshold voltage (VTH) of the transistors is reduced for high performance at low power-supply voltage (VDD). The increased bitline leakage causes slow or incorrect read/write operation of an SRAM because the leakage current acts as noise current for a sense amplifier. In this paper, the problem has been solved from a circuitry point of view, and the scheme which detects the bitline leakage current in a precharge cycle and compensates for it during a read/write cycle is proposed. Employing this scheme, the SRAM with 360-μA bitline leakage current can perform a read/write operation at the same speed as one that has no bitline leakage current. This enables a 0.1-V reduction in VTH, and keeps the VTH and delay scalability of a high-performance SRAM in technology progress. An experimental 8-kb SRAM with 256 rows in fabricated in a 0.25-μm CMOS technology, which demonstrates the effectiveness of the scheme.",
keywords = "Bitline leakage currents, CMOS analog integrated circuits, Compensation scheme, Leak detection, Low-voltage operation, SRAM chips",
author = "Ken'ichi Agawa and Hiroyuki Hara and Toshinari Takayanagi and Tadahiro Kuroda",
year = "2001",
month = "5",
doi = "10.1109/4.918909",
language = "English",
volume = "36",
pages = "726--734",
journal = "IEEE Journal of Solid-State Circuits",
issn = "0018-9200",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "5",

}

TY - JOUR

T1 - A bitline leakage compensation scheme for low-voltage SRAMs

AU - Agawa, Ken'ichi

AU - Hara, Hiroyuki

AU - Takayanagi, Toshinari

AU - Kuroda, Tadahiro

PY - 2001/5

Y1 - 2001/5

N2 - A bitline leakage current of an SRAM, induced by leakage current of the transmission transistors in the cells that are associated with the bitline, increases as the threshold voltage (VTH) of the transistors is reduced for high performance at low power-supply voltage (VDD). The increased bitline leakage causes slow or incorrect read/write operation of an SRAM because the leakage current acts as noise current for a sense amplifier. In this paper, the problem has been solved from a circuitry point of view, and the scheme which detects the bitline leakage current in a precharge cycle and compensates for it during a read/write cycle is proposed. Employing this scheme, the SRAM with 360-μA bitline leakage current can perform a read/write operation at the same speed as one that has no bitline leakage current. This enables a 0.1-V reduction in VTH, and keeps the VTH and delay scalability of a high-performance SRAM in technology progress. An experimental 8-kb SRAM with 256 rows in fabricated in a 0.25-μm CMOS technology, which demonstrates the effectiveness of the scheme.

AB - A bitline leakage current of an SRAM, induced by leakage current of the transmission transistors in the cells that are associated with the bitline, increases as the threshold voltage (VTH) of the transistors is reduced for high performance at low power-supply voltage (VDD). The increased bitline leakage causes slow or incorrect read/write operation of an SRAM because the leakage current acts as noise current for a sense amplifier. In this paper, the problem has been solved from a circuitry point of view, and the scheme which detects the bitline leakage current in a precharge cycle and compensates for it during a read/write cycle is proposed. Employing this scheme, the SRAM with 360-μA bitline leakage current can perform a read/write operation at the same speed as one that has no bitline leakage current. This enables a 0.1-V reduction in VTH, and keeps the VTH and delay scalability of a high-performance SRAM in technology progress. An experimental 8-kb SRAM with 256 rows in fabricated in a 0.25-μm CMOS technology, which demonstrates the effectiveness of the scheme.

KW - Bitline leakage currents

KW - CMOS analog integrated circuits

KW - Compensation scheme

KW - Leak detection

KW - Low-voltage operation

KW - SRAM chips

UR - http://www.scopus.com/inward/record.url?scp=0035334798&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035334798&partnerID=8YFLogxK

U2 - 10.1109/4.918909

DO - 10.1109/4.918909

M3 - Article

AN - SCOPUS:0035334798

VL - 36

SP - 726

EP - 734

JO - IEEE Journal of Solid-State Circuits

JF - IEEE Journal of Solid-State Circuits

SN - 0018-9200

IS - 5

ER -