A case for wireless 3D NoCs for CMPs

Hiroki Matsutani, Paul Bogdan, Radu Marculescu, Yasuhiro Take, Daisuke Sasaki, Hao Zhang, Michihiro Koibuchi, Tadahiro Kuroda, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

33 Citations (Scopus)

Abstract

Inductive-coupling is yet another 3D integration technique that can be used to stack more than three known-good-dies in a SiP without wire connections. We present a topology-agnostic 3D CMP architecture using inductive-coupling that offers great flexibility in customizing the number of processor chips, SRAM chips, and DRAM chips in a SiP after chips have been fabricated. In this paper, first, we propose a routing protocol that exchanges the network information between all chips in a given SiP to establish efficient deadlock-free routing paths. Second, we propose its optimization technique that analyzes the application traffic patterns and selects different spanning tree roots so as to minimize the average hop counts and improve the application performance.

Original languageEnglish
Title of host publicationProceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC
Pages23-28
Number of pages6
DOIs
Publication statusPublished - 2013
Event2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013 - Yokohama, Japan
Duration: 2013 Jan 222013 Jan 25

Other

Other2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013
CountryJapan
CityYokohama
Period13/1/2213/1/25

Fingerprint

Dynamic random access storage
Static random access storage
Routing protocols
Topology
Wire
System-in-package

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Science Applications
  • Computer Graphics and Computer-Aided Design

Cite this

Matsutani, H., Bogdan, P., Marculescu, R., Take, Y., Sasaki, D., Zhang, H., ... Amano, H. (2013). A case for wireless 3D NoCs for CMPs. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC (pp. 23-28). [6509553] https://doi.org/10.1109/ASPDAC.2013.6509553

A case for wireless 3D NoCs for CMPs. / Matsutani, Hiroki; Bogdan, Paul; Marculescu, Radu; Take, Yasuhiro; Sasaki, Daisuke; Zhang, Hao; Koibuchi, Michihiro; Kuroda, Tadahiro; Amano, Hideharu.

Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 23-28 6509553.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Matsutani, H, Bogdan, P, Marculescu, R, Take, Y, Sasaki, D, Zhang, H, Koibuchi, M, Kuroda, T & Amano, H 2013, A case for wireless 3D NoCs for CMPs. in Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC., 6509553, pp. 23-28, 2013 18th Asia and South Pacific Design Automation Conference, ASP-DAC 2013, Yokohama, Japan, 13/1/22. https://doi.org/10.1109/ASPDAC.2013.6509553
Matsutani H, Bogdan P, Marculescu R, Take Y, Sasaki D, Zhang H et al. A case for wireless 3D NoCs for CMPs. In Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. p. 23-28. 6509553 https://doi.org/10.1109/ASPDAC.2013.6509553
Matsutani, Hiroki ; Bogdan, Paul ; Marculescu, Radu ; Take, Yasuhiro ; Sasaki, Daisuke ; Zhang, Hao ; Koibuchi, Michihiro ; Kuroda, Tadahiro ; Amano, Hideharu. / A case for wireless 3D NoCs for CMPs. Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC. 2013. pp. 23-28
@inproceedings{18a40426b1dd40ffa452f8fb5d50968c,
title = "A case for wireless 3D NoCs for CMPs",
abstract = "Inductive-coupling is yet another 3D integration technique that can be used to stack more than three known-good-dies in a SiP without wire connections. We present a topology-agnostic 3D CMP architecture using inductive-coupling that offers great flexibility in customizing the number of processor chips, SRAM chips, and DRAM chips in a SiP after chips have been fabricated. In this paper, first, we propose a routing protocol that exchanges the network information between all chips in a given SiP to establish efficient deadlock-free routing paths. Second, we propose its optimization technique that analyzes the application traffic patterns and selects different spanning tree roots so as to minimize the average hop counts and improve the application performance.",
author = "Hiroki Matsutani and Paul Bogdan and Radu Marculescu and Yasuhiro Take and Daisuke Sasaki and Hao Zhang and Michihiro Koibuchi and Tadahiro Kuroda and Hideharu Amano",
year = "2013",
doi = "10.1109/ASPDAC.2013.6509553",
language = "English",
isbn = "9781467330299",
pages = "23--28",
booktitle = "Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC",

}

TY - GEN

T1 - A case for wireless 3D NoCs for CMPs

AU - Matsutani, Hiroki

AU - Bogdan, Paul

AU - Marculescu, Radu

AU - Take, Yasuhiro

AU - Sasaki, Daisuke

AU - Zhang, Hao

AU - Koibuchi, Michihiro

AU - Kuroda, Tadahiro

AU - Amano, Hideharu

PY - 2013

Y1 - 2013

N2 - Inductive-coupling is yet another 3D integration technique that can be used to stack more than three known-good-dies in a SiP without wire connections. We present a topology-agnostic 3D CMP architecture using inductive-coupling that offers great flexibility in customizing the number of processor chips, SRAM chips, and DRAM chips in a SiP after chips have been fabricated. In this paper, first, we propose a routing protocol that exchanges the network information between all chips in a given SiP to establish efficient deadlock-free routing paths. Second, we propose its optimization technique that analyzes the application traffic patterns and selects different spanning tree roots so as to minimize the average hop counts and improve the application performance.

AB - Inductive-coupling is yet another 3D integration technique that can be used to stack more than three known-good-dies in a SiP without wire connections. We present a topology-agnostic 3D CMP architecture using inductive-coupling that offers great flexibility in customizing the number of processor chips, SRAM chips, and DRAM chips in a SiP after chips have been fabricated. In this paper, first, we propose a routing protocol that exchanges the network information between all chips in a given SiP to establish efficient deadlock-free routing paths. Second, we propose its optimization technique that analyzes the application traffic patterns and selects different spanning tree roots so as to minimize the average hop counts and improve the application performance.

UR - http://www.scopus.com/inward/record.url?scp=84877781398&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84877781398&partnerID=8YFLogxK

U2 - 10.1109/ASPDAC.2013.6509553

DO - 10.1109/ASPDAC.2013.6509553

M3 - Conference contribution

AN - SCOPUS:84877781398

SN - 9781467330299

SP - 23

EP - 28

BT - Proceedings of the Asia and South Pacific Design Automation Conference, ASP-DAC

ER -