A design of one-dimensional Euler equations for fluid dynamics on FPGA

Mohamad Sofian Abu Talip, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

Modeling, simulation and optimization using computing tools are the core approach nowadays in science complementary to experiment and theory. Computational Fluid Dynamics (CFD) has evolved many years ago to simulate fluid physics by solving Navier-Stokes equations, or its simple variants, Euler equations. However, most problems spend many hours to get solutions even with expensive supercomputers or clusters. The long computation time required for fluid dynamics simulations has lead the industry to look for some alternatives. Field Programmable Gate Arrays (FPGAs) are becoming more and more attractive for high precision scientific computations. FPGA holds the potential to alleviate this situations. It is possible for an FPGA to configure hundreds of multipliers working concurrently. In this paper, the authors explain the design on implementing the one-dimensional Euler equations in hardware. Two designs with single and double floating-point arithmetic are developed in an FPGA. Synthesis results show that a single floating-point arithmetic design is consumed less area and memory usage, also operating at higher frequency. However, double-precision design is crucial for give a better accuracy of the result.

Original languageEnglish
Title of host publicationProceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011
Pages170-173
Number of pages4
DOIs
Publication statusPublished - 2011
Event2011 1st International Symposium on Access Spaces, ISAS 2011 - Yokohama, Japan
Duration: 2011 Jun 172011 Jun 19

Other

Other2011 1st International Symposium on Access Spaces, ISAS 2011
CountryJapan
CityYokohama
Period11/6/1711/6/19

Fingerprint

Euler equations
Fluid dynamics
Field programmable gate arrays (FPGA)
Digital arithmetic
Supercomputers
Computer simulation
Computer hardware
Navier Stokes equations
Computational fluid dynamics
Physics
Data storage equipment
Fluids
Industry
Experiments

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

Abu Talip, M. S., & Amano, H. (2011). A design of one-dimensional Euler equations for fluid dynamics on FPGA. In Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011 (pp. 170-173). [5960942] https://doi.org/10.1109/ISAS.2011.5960942

A design of one-dimensional Euler equations for fluid dynamics on FPGA. / Abu Talip, Mohamad Sofian; Amano, Hideharu.

Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011. 2011. p. 170-173 5960942.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abu Talip, MS & Amano, H 2011, A design of one-dimensional Euler equations for fluid dynamics on FPGA. in Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011., 5960942, pp. 170-173, 2011 1st International Symposium on Access Spaces, ISAS 2011, Yokohama, Japan, 11/6/17. https://doi.org/10.1109/ISAS.2011.5960942
Abu Talip MS, Amano H. A design of one-dimensional Euler equations for fluid dynamics on FPGA. In Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011. 2011. p. 170-173. 5960942 https://doi.org/10.1109/ISAS.2011.5960942
Abu Talip, Mohamad Sofian ; Amano, Hideharu. / A design of one-dimensional Euler equations for fluid dynamics on FPGA. Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011. 2011. pp. 170-173
@inproceedings{89a497c4de574cb69e9f96c593416628,
title = "A design of one-dimensional Euler equations for fluid dynamics on FPGA",
abstract = "Modeling, simulation and optimization using computing tools are the core approach nowadays in science complementary to experiment and theory. Computational Fluid Dynamics (CFD) has evolved many years ago to simulate fluid physics by solving Navier-Stokes equations, or its simple variants, Euler equations. However, most problems spend many hours to get solutions even with expensive supercomputers or clusters. The long computation time required for fluid dynamics simulations has lead the industry to look for some alternatives. Field Programmable Gate Arrays (FPGAs) are becoming more and more attractive for high precision scientific computations. FPGA holds the potential to alleviate this situations. It is possible for an FPGA to configure hundreds of multipliers working concurrently. In this paper, the authors explain the design on implementing the one-dimensional Euler equations in hardware. Two designs with single and double floating-point arithmetic are developed in an FPGA. Synthesis results show that a single floating-point arithmetic design is consumed less area and memory usage, also operating at higher frequency. However, double-precision design is crucial for give a better accuracy of the result.",
author = "{Abu Talip}, {Mohamad Sofian} and Hideharu Amano",
year = "2011",
doi = "10.1109/ISAS.2011.5960942",
language = "English",
isbn = "9781457707179",
pages = "170--173",
booktitle = "Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011",

}

TY - GEN

T1 - A design of one-dimensional Euler equations for fluid dynamics on FPGA

AU - Abu Talip, Mohamad Sofian

AU - Amano, Hideharu

PY - 2011

Y1 - 2011

N2 - Modeling, simulation and optimization using computing tools are the core approach nowadays in science complementary to experiment and theory. Computational Fluid Dynamics (CFD) has evolved many years ago to simulate fluid physics by solving Navier-Stokes equations, or its simple variants, Euler equations. However, most problems spend many hours to get solutions even with expensive supercomputers or clusters. The long computation time required for fluid dynamics simulations has lead the industry to look for some alternatives. Field Programmable Gate Arrays (FPGAs) are becoming more and more attractive for high precision scientific computations. FPGA holds the potential to alleviate this situations. It is possible for an FPGA to configure hundreds of multipliers working concurrently. In this paper, the authors explain the design on implementing the one-dimensional Euler equations in hardware. Two designs with single and double floating-point arithmetic are developed in an FPGA. Synthesis results show that a single floating-point arithmetic design is consumed less area and memory usage, also operating at higher frequency. However, double-precision design is crucial for give a better accuracy of the result.

AB - Modeling, simulation and optimization using computing tools are the core approach nowadays in science complementary to experiment and theory. Computational Fluid Dynamics (CFD) has evolved many years ago to simulate fluid physics by solving Navier-Stokes equations, or its simple variants, Euler equations. However, most problems spend many hours to get solutions even with expensive supercomputers or clusters. The long computation time required for fluid dynamics simulations has lead the industry to look for some alternatives. Field Programmable Gate Arrays (FPGAs) are becoming more and more attractive for high precision scientific computations. FPGA holds the potential to alleviate this situations. It is possible for an FPGA to configure hundreds of multipliers working concurrently. In this paper, the authors explain the design on implementing the one-dimensional Euler equations in hardware. Two designs with single and double floating-point arithmetic are developed in an FPGA. Synthesis results show that a single floating-point arithmetic design is consumed less area and memory usage, also operating at higher frequency. However, double-precision design is crucial for give a better accuracy of the result.

UR - http://www.scopus.com/inward/record.url?scp=80051804881&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=80051804881&partnerID=8YFLogxK

U2 - 10.1109/ISAS.2011.5960942

DO - 10.1109/ISAS.2011.5960942

M3 - Conference contribution

AN - SCOPUS:80051804881

SN - 9781457707179

SP - 170

EP - 173

BT - Proceedings of 2011 1st International Symposium on Access Spaces, ISAS 2011

ER -