A dynamic offset control technique for comparator design in scaled CMOS technology

Xiaolei Zhu, Yanfei Chen, Masaya Kibune, Yasumoto Tomita, Takayuki Hamada, Hirotaka Tamura, Sanroku Tsukamoto, Tadahiro Kuroda

Research output: Contribution to journalArticle

Abstract

The accuracy of the comparator, which is often determined by its offset, is essential for the resolution of the high performance mixed-signal system. Various design efforts have been made to cancel or calibrate the comparator offset due to many factors like process variations, device thermal noise and input-referred supply noise. However, effective and simple method for offset cancel by applying additional circuits without scarifying the power, speed and area is always challenging. This work explores a dynamic offset control technique that employs charge compensation by timing control. The charge injection and clock feed-through by the latch reset transistor are investigated. A simple method is proposed to generate offset compensation voltage by implementing two source-drain shorted transistors on each regenerative node with timing control signals on their gates. Further analysis for the principle of timing based charge compensation approach for comparator offset control is described. The analysis has been verified by fabricating a 65 nm CMOS 1.2 V 1 GHz comparator that occupies 25×65 μm2 and consumes 380 μW. Circuits for offset control occupies 21% of the areas and 12% of the power consumption of the whole comparator chip.

Original languageEnglish
Pages (from-to)2456-2462
Number of pages7
JournalIEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences
VolumeE93-A
Issue number12
DOIs
Publication statusPublished - 2010 Dec

Fingerprint

Timing
Cancel
Charge
Transistors
Process Variation
Signal Control
Charge injection
Signal systems
Thermal noise
Networks (circuits)
Power Consumption
Injection
Chip
High Performance
Voltage
Clocks
Electric power utilization
Design
Vertex of a graph
Electric potential

Keywords

  • A/D converter
  • CMOS
  • Comparator
  • Offset control

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Graphics and Computer-Aided Design
  • Applied Mathematics
  • Signal Processing

Cite this

A dynamic offset control technique for comparator design in scaled CMOS technology. / Zhu, Xiaolei; Chen, Yanfei; Kibune, Masaya; Tomita, Yasumoto; Hamada, Takayuki; Tamura, Hirotaka; Tsukamoto, Sanroku; Kuroda, Tadahiro.

In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, Vol. E93-A, No. 12, 12.2010, p. 2456-2462.

Research output: Contribution to journalArticle

Zhu, Xiaolei ; Chen, Yanfei ; Kibune, Masaya ; Tomita, Yasumoto ; Hamada, Takayuki ; Tamura, Hirotaka ; Tsukamoto, Sanroku ; Kuroda, Tadahiro. / A dynamic offset control technique for comparator design in scaled CMOS technology. In: IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences. 2010 ; Vol. E93-A, No. 12. pp. 2456-2462.
@article{63b4c86981904f51b11f783294563755,
title = "A dynamic offset control technique for comparator design in scaled CMOS technology",
abstract = "The accuracy of the comparator, which is often determined by its offset, is essential for the resolution of the high performance mixed-signal system. Various design efforts have been made to cancel or calibrate the comparator offset due to many factors like process variations, device thermal noise and input-referred supply noise. However, effective and simple method for offset cancel by applying additional circuits without scarifying the power, speed and area is always challenging. This work explores a dynamic offset control technique that employs charge compensation by timing control. The charge injection and clock feed-through by the latch reset transistor are investigated. A simple method is proposed to generate offset compensation voltage by implementing two source-drain shorted transistors on each regenerative node with timing control signals on their gates. Further analysis for the principle of timing based charge compensation approach for comparator offset control is described. The analysis has been verified by fabricating a 65 nm CMOS 1.2 V 1 GHz comparator that occupies 25×65 μm2 and consumes 380 μW. Circuits for offset control occupies 21{\%} of the areas and 12{\%} of the power consumption of the whole comparator chip.",
keywords = "A/D converter, CMOS, Comparator, Offset control",
author = "Xiaolei Zhu and Yanfei Chen and Masaya Kibune and Yasumoto Tomita and Takayuki Hamada and Hirotaka Tamura and Sanroku Tsukamoto and Tadahiro Kuroda",
year = "2010",
month = "12",
doi = "10.1587/transfun.E93.A.2456",
language = "English",
volume = "E93-A",
pages = "2456--2462",
journal = "IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences",
issn = "0916-8508",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A dynamic offset control technique for comparator design in scaled CMOS technology

AU - Zhu, Xiaolei

AU - Chen, Yanfei

AU - Kibune, Masaya

AU - Tomita, Yasumoto

AU - Hamada, Takayuki

AU - Tamura, Hirotaka

AU - Tsukamoto, Sanroku

AU - Kuroda, Tadahiro

PY - 2010/12

Y1 - 2010/12

N2 - The accuracy of the comparator, which is often determined by its offset, is essential for the resolution of the high performance mixed-signal system. Various design efforts have been made to cancel or calibrate the comparator offset due to many factors like process variations, device thermal noise and input-referred supply noise. However, effective and simple method for offset cancel by applying additional circuits without scarifying the power, speed and area is always challenging. This work explores a dynamic offset control technique that employs charge compensation by timing control. The charge injection and clock feed-through by the latch reset transistor are investigated. A simple method is proposed to generate offset compensation voltage by implementing two source-drain shorted transistors on each regenerative node with timing control signals on their gates. Further analysis for the principle of timing based charge compensation approach for comparator offset control is described. The analysis has been verified by fabricating a 65 nm CMOS 1.2 V 1 GHz comparator that occupies 25×65 μm2 and consumes 380 μW. Circuits for offset control occupies 21% of the areas and 12% of the power consumption of the whole comparator chip.

AB - The accuracy of the comparator, which is often determined by its offset, is essential for the resolution of the high performance mixed-signal system. Various design efforts have been made to cancel or calibrate the comparator offset due to many factors like process variations, device thermal noise and input-referred supply noise. However, effective and simple method for offset cancel by applying additional circuits without scarifying the power, speed and area is always challenging. This work explores a dynamic offset control technique that employs charge compensation by timing control. The charge injection and clock feed-through by the latch reset transistor are investigated. A simple method is proposed to generate offset compensation voltage by implementing two source-drain shorted transistors on each regenerative node with timing control signals on their gates. Further analysis for the principle of timing based charge compensation approach for comparator offset control is described. The analysis has been verified by fabricating a 65 nm CMOS 1.2 V 1 GHz comparator that occupies 25×65 μm2 and consumes 380 μW. Circuits for offset control occupies 21% of the areas and 12% of the power consumption of the whole comparator chip.

KW - A/D converter

KW - CMOS

KW - Comparator

KW - Offset control

UR - http://www.scopus.com/inward/record.url?scp=78649986412&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78649986412&partnerID=8YFLogxK

U2 - 10.1587/transfun.E93.A.2456

DO - 10.1587/transfun.E93.A.2456

M3 - Article

VL - E93-A

SP - 2456

EP - 2462

JO - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

JF - IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences

SN - 0916-8508

IS - 12

ER -