A dynamic reference single-ended ECL input interface circuit for MCM-Based 80-Gbps ATM switch

Ryusuke Kawano, Naoaki Yamanaka, Eiji Oki, Tomoaki Kawamura

Research output: Contribution to journalArticle

Abstract

A high-speed dynamic reference single-ended ECL input-interface circuit has been fabricated for advanced ATM switching MCMs. To raise the limit on the number of I/O pins, this circuit operates with a reference signal directly generated from the input signal itself. The reference level is changed dynamically to achieve a larger noise margin for operation. Experimental results show that operation up to 3.4 Gbps with a large level margin can be attained. We deploy this circuit to the input interface LSIs of an 80-Gbps ATM switching MCM.

Original languageEnglish
Pages (from-to)519-524
Number of pages6
JournalIEICE Transactions on Electronics
VolumeE82-C
Issue number3
Publication statusPublished - 1999
Externally publishedYes

Fingerprint

Emitter coupled logic circuits
Automatic teller machines
Multicarrier modulation
Interfaces (computer)
Switches
Networks (circuits)

Keywords

  • Ecl interface
  • High-speed interconnection
  • MCM
  • Noise margin

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

A dynamic reference single-ended ECL input interface circuit for MCM-Based 80-Gbps ATM switch. / Kawano, Ryusuke; Yamanaka, Naoaki; Oki, Eiji; Kawamura, Tomoaki.

In: IEICE Transactions on Electronics, Vol. E82-C, No. 3, 1999, p. 519-524.

Research output: Contribution to journalArticle

Kawano, Ryusuke ; Yamanaka, Naoaki ; Oki, Eiji ; Kawamura, Tomoaki. / A dynamic reference single-ended ECL input interface circuit for MCM-Based 80-Gbps ATM switch. In: IEICE Transactions on Electronics. 1999 ; Vol. E82-C, No. 3. pp. 519-524.
@article{997efa010f4844a58ad34e9f2db70914,
title = "A dynamic reference single-ended ECL input interface circuit for MCM-Based 80-Gbps ATM switch",
abstract = "A high-speed dynamic reference single-ended ECL input-interface circuit has been fabricated for advanced ATM switching MCMs. To raise the limit on the number of I/O pins, this circuit operates with a reference signal directly generated from the input signal itself. The reference level is changed dynamically to achieve a larger noise margin for operation. Experimental results show that operation up to 3.4 Gbps with a large level margin can be attained. We deploy this circuit to the input interface LSIs of an 80-Gbps ATM switching MCM.",
keywords = "Ecl interface, High-speed interconnection, MCM, Noise margin",
author = "Ryusuke Kawano and Naoaki Yamanaka and Eiji Oki and Tomoaki Kawamura",
year = "1999",
language = "English",
volume = "E82-C",
pages = "519--524",
journal = "IEICE Transactions on Electronics",
issn = "0916-8524",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "3",

}

TY - JOUR

T1 - A dynamic reference single-ended ECL input interface circuit for MCM-Based 80-Gbps ATM switch

AU - Kawano, Ryusuke

AU - Yamanaka, Naoaki

AU - Oki, Eiji

AU - Kawamura, Tomoaki

PY - 1999

Y1 - 1999

N2 - A high-speed dynamic reference single-ended ECL input-interface circuit has been fabricated for advanced ATM switching MCMs. To raise the limit on the number of I/O pins, this circuit operates with a reference signal directly generated from the input signal itself. The reference level is changed dynamically to achieve a larger noise margin for operation. Experimental results show that operation up to 3.4 Gbps with a large level margin can be attained. We deploy this circuit to the input interface LSIs of an 80-Gbps ATM switching MCM.

AB - A high-speed dynamic reference single-ended ECL input-interface circuit has been fabricated for advanced ATM switching MCMs. To raise the limit on the number of I/O pins, this circuit operates with a reference signal directly generated from the input signal itself. The reference level is changed dynamically to achieve a larger noise margin for operation. Experimental results show that operation up to 3.4 Gbps with a large level margin can be attained. We deploy this circuit to the input interface LSIs of an 80-Gbps ATM switching MCM.

KW - Ecl interface

KW - High-speed interconnection

KW - MCM

KW - Noise margin

UR - http://www.scopus.com/inward/record.url?scp=0033312319&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0033312319&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0033312319

VL - E82-C

SP - 519

EP - 524

JO - IEICE Transactions on Electronics

JF - IEICE Transactions on Electronics

SN - 0916-8524

IS - 3

ER -