A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor

Hideharu Amano, Akiya Jouraku, Kenichiro Anjo

Research output: Contribution to journalArticle

10 Citations (Scopus)

Abstract

A framework of dynamically adaptive hardware mechanism on multicontext reconfigurable devices is proposed, and as an example, an adaptive switching fabric is implemented on NEC's novel reconfigurable device DRP (Dynamically Reconfigurable Processor). In this switch, contexts for the full crossbar and alternative hadware modules, which provide larger band-width but can treat only a limited pattern of packet inputs, are prepared. Using the quick context switching functionality, a context for the full crossbar is replaced by alternative contexts according to the packet inputs pattern. If the context corresponding to requested alternative hadware modules is not inside the chip, it is loaded from outside chip to currently unused context memory, then replaced with the full size crossbar. If the traffic includes a lot of packets for specific destinations, a set of contexts frequently used in the traffic is gathered inside the chip like a working set stored in a cache. 4 × 4 mesh network connected with the proposed adaptive switches is simulated, and it appears that the latency between nodes is improved three times when the traffic between neighboring four nodes is dominant.

Original languageEnglish
Pages (from-to)3385-3391
Number of pages7
JournalIEICE Transactions on Communications
VolumeE86-B
Issue number12
Publication statusPublished - 2003 Dec

Fingerprint

Switches
Hardware
Bandwidth
Data storage equipment

Keywords

  • Dynamically reconfigurable systems
  • Interconnection network

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor. / Amano, Hideharu; Jouraku, Akiya; Anjo, Kenichiro.

In: IEICE Transactions on Communications, Vol. E86-B, No. 12, 12.2003, p. 3385-3391.

Research output: Contribution to journalArticle

Amano, Hideharu ; Jouraku, Akiya ; Anjo, Kenichiro. / A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor. In: IEICE Transactions on Communications. 2003 ; Vol. E86-B, No. 12. pp. 3385-3391.
@article{9014a40d160e4ffab402ed4e2c8ec2b0,
title = "A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor",
abstract = "A framework of dynamically adaptive hardware mechanism on multicontext reconfigurable devices is proposed, and as an example, an adaptive switching fabric is implemented on NEC's novel reconfigurable device DRP (Dynamically Reconfigurable Processor). In this switch, contexts for the full crossbar and alternative hadware modules, which provide larger band-width but can treat only a limited pattern of packet inputs, are prepared. Using the quick context switching functionality, a context for the full crossbar is replaced by alternative contexts according to the packet inputs pattern. If the context corresponding to requested alternative hadware modules is not inside the chip, it is loaded from outside chip to currently unused context memory, then replaced with the full size crossbar. If the traffic includes a lot of packets for specific destinations, a set of contexts frequently used in the traffic is gathered inside the chip like a working set stored in a cache. 4 × 4 mesh network connected with the proposed adaptive switches is simulated, and it appears that the latency between nodes is improved three times when the traffic between neighboring four nodes is dominant.",
keywords = "Dynamically reconfigurable systems, Interconnection network",
author = "Hideharu Amano and Akiya Jouraku and Kenichiro Anjo",
year = "2003",
month = "12",
language = "English",
volume = "E86-B",
pages = "3385--3391",
journal = "IEICE Transactions on Communications",
issn = "0916-8516",
publisher = "Maruzen Co., Ltd/Maruzen Kabushikikaisha",
number = "12",

}

TY - JOUR

T1 - A Dynamically Adaptive Hardware on Dynamically Reconfigurable Processor

AU - Amano, Hideharu

AU - Jouraku, Akiya

AU - Anjo, Kenichiro

PY - 2003/12

Y1 - 2003/12

N2 - A framework of dynamically adaptive hardware mechanism on multicontext reconfigurable devices is proposed, and as an example, an adaptive switching fabric is implemented on NEC's novel reconfigurable device DRP (Dynamically Reconfigurable Processor). In this switch, contexts for the full crossbar and alternative hadware modules, which provide larger band-width but can treat only a limited pattern of packet inputs, are prepared. Using the quick context switching functionality, a context for the full crossbar is replaced by alternative contexts according to the packet inputs pattern. If the context corresponding to requested alternative hadware modules is not inside the chip, it is loaded from outside chip to currently unused context memory, then replaced with the full size crossbar. If the traffic includes a lot of packets for specific destinations, a set of contexts frequently used in the traffic is gathered inside the chip like a working set stored in a cache. 4 × 4 mesh network connected with the proposed adaptive switches is simulated, and it appears that the latency between nodes is improved three times when the traffic between neighboring four nodes is dominant.

AB - A framework of dynamically adaptive hardware mechanism on multicontext reconfigurable devices is proposed, and as an example, an adaptive switching fabric is implemented on NEC's novel reconfigurable device DRP (Dynamically Reconfigurable Processor). In this switch, contexts for the full crossbar and alternative hadware modules, which provide larger band-width but can treat only a limited pattern of packet inputs, are prepared. Using the quick context switching functionality, a context for the full crossbar is replaced by alternative contexts according to the packet inputs pattern. If the context corresponding to requested alternative hadware modules is not inside the chip, it is loaded from outside chip to currently unused context memory, then replaced with the full size crossbar. If the traffic includes a lot of packets for specific destinations, a set of contexts frequently used in the traffic is gathered inside the chip like a working set stored in a cache. 4 × 4 mesh network connected with the proposed adaptive switches is simulated, and it appears that the latency between nodes is improved three times when the traffic between neighboring four nodes is dominant.

KW - Dynamically reconfigurable systems

KW - Interconnection network

UR - http://www.scopus.com/inward/record.url?scp=0842332184&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0842332184&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:0842332184

VL - E86-B

SP - 3385

EP - 3391

JO - IEICE Transactions on Communications

JF - IEICE Transactions on Communications

SN - 0916-8516

IS - 12

ER -