A low-IF CMOS single-chip bluetooth EDR transmitter with digital I/Q mismatch trimming circuit

D. Miyashita, H. Ishikuro, T. Shimada, T. Tanzawa, S. Kousai, H. Kobayashi, H. Majima, K. Agawa, M. Hamada, F. Hatori

Research output: Contribution to conferencePaper

7 Citations (Scopus)

Abstract

A single-chip low-IF transmitter for the Bluetooth Enhanced Data Rate (max. 3Mbps) was fabricated in 0.18-μm CMOS process. A quantitative study on the relation between the VCO pulling, intermediate frequency, and the linearity of the PA shows that the IMHz-IF is the best solution. By a digital DC offset cancellation and I/Q mismatch trimming techniques, the LO and image signal leakages are suppressed below -40dBc and -50dBc, respectively.

Original languageEnglish
Pages298-301
Number of pages4
DOIs
Publication statusPublished - 2005 Dec 1
Externally publishedYes
Event2005 Symposium on VLSI Circuits - Kyoto, Japan
Duration: 2005 Jun 162005 Jun 18

Other

Other2005 Symposium on VLSI Circuits
CountryJapan
CityKyoto
Period05/6/1605/6/18

Keywords

  • Digital trimming
  • I/Q mismatch
  • Low-IF
  • RF CMOS
  • VCO pulling

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Fingerprint Dive into the research topics of 'A low-IF CMOS single-chip bluetooth EDR transmitter with digital I/Q mismatch trimming circuit'. Together they form a unique fingerprint.

  • Cite this

    Miyashita, D., Ishikuro, H., Shimada, T., Tanzawa, T., Kousai, S., Kobayashi, H., Majima, H., Agawa, K., Hamada, M., & Hatori, F. (2005). A low-IF CMOS single-chip bluetooth EDR transmitter with digital I/Q mismatch trimming circuit. 298-301. Paper presented at 2005 Symposium on VLSI Circuits, Kyoto, Japan. https://doi.org/10.1109/VLSIC.2005.1469390