Abstract
This paper presents a ΔΣ modulator with ring amplifiers to decrease the power consumption. The proposed ΔΣ modulator employs a technique of cutting-off the current of ring amplifiers after they are settled in each clock cycle. The optimum cutting-off timing can be determined by monitoring the output SNDR. The proposed 1-bit third-order ΔΣ modulator was designed in 65-nm CMOS process. From schematic-level circuit simulation, 76-dB SNDR was obtained at signal bandwidth of 1 MHz and clock frequency of 128 MHz. More than 40% percent of the power is saved at clock frequency of 128 MHz and power scalability is obtained.
Original language | English |
---|---|
Title of host publication | 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 |
Publisher | Institute of Electrical and Electronics Engineers Inc. |
Pages | 275-278 |
Number of pages | 4 |
ISBN (Electronic) | 9781509018307 |
DOIs | |
Publication status | Published - 2016 Dec 15 |
Event | 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 - Hong Kong, Hong Kong Duration: 2016 Aug 3 → 2016 Aug 5 |
Other
Other | 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 |
---|---|
Country/Territory | Hong Kong |
City | Hong Kong |
Period | 16/8/3 → 16/8/5 |
Keywords
- delta-sigma modulator
- low power
- ring amplifier
ASJC Scopus subject areas
- Electrical and Electronic Engineering
- Hardware and Architecture