A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique

Alexis Gryta, Takuma Suguro, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents a ΔΣ modulator with ring amplifiers to decrease the power consumption. The proposed ΔΣ modulator employs a technique of cutting-off the current of ring amplifiers after they are settled in each clock cycle. The optimum cutting-off timing can be determined by monitoring the output SNDR. The proposed 1-bit third-order ΔΣ modulator was designed in 65-nm CMOS process. From schematic-level circuit simulation, 76-dB SNDR was obtained at signal bandwidth of 1 MHz and clock frequency of 128 MHz. More than 40% percent of the power is saved at clock frequency of 128 MHz and power scalability is obtained.

Original languageEnglish
Title of host publication2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages275-278
Number of pages4
ISBN (Electronic)9781509018307
DOIs
Publication statusPublished - 2016 Dec 15
Event2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 - Hong Kong, Hong Kong
Duration: 2016 Aug 32016 Aug 5

Other

Other2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016
CountryHong Kong
CityHong Kong
Period16/8/316/8/5

Fingerprint

Modulators
Clocks
Circuit simulation
Schematic diagrams
Scalability
Electric power utilization
Bandwidth
Monitoring

Keywords

  • delta-sigma modulator
  • low power
  • ring amplifier

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture

Cite this

Gryta, A., Suguro, T., & Ishikuro, H. (2016). A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique. In 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016 (pp. 275-278). [7785261] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/EDSSC.2016.7785261

A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique. / Gryta, Alexis; Suguro, Takuma; Ishikuro, Hiroki.

2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. p. 275-278 7785261.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Gryta, A, Suguro, T & Ishikuro, H 2016, A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique. in 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016., 7785261, Institute of Electrical and Electronics Engineers Inc., pp. 275-278, 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016, Hong Kong, Hong Kong, 16/8/3. https://doi.org/10.1109/EDSSC.2016.7785261
Gryta A, Suguro T, Ishikuro H. A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique. In 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016. Institute of Electrical and Electronics Engineers Inc. 2016. p. 275-278. 7785261 https://doi.org/10.1109/EDSSC.2016.7785261
Gryta, Alexis ; Suguro, Takuma ; Ishikuro, Hiroki. / A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique. 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 275-278
@inproceedings{79fb7dbb51c942c792aff319144e2b57,
title = "A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique",
abstract = "This paper presents a ΔΣ modulator with ring amplifiers to decrease the power consumption. The proposed ΔΣ modulator employs a technique of cutting-off the current of ring amplifiers after they are settled in each clock cycle. The optimum cutting-off timing can be determined by monitoring the output SNDR. The proposed 1-bit third-order ΔΣ modulator was designed in 65-nm CMOS process. From schematic-level circuit simulation, 76-dB SNDR was obtained at signal bandwidth of 1 MHz and clock frequency of 128 MHz. More than 40{\%} percent of the power is saved at clock frequency of 128 MHz and power scalability is obtained.",
keywords = "delta-sigma modulator, low power, ring amplifier",
author = "Alexis Gryta and Takuma Suguro and Hiroki Ishikuro",
year = "2016",
month = "12",
day = "15",
doi = "10.1109/EDSSC.2016.7785261",
language = "English",
pages = "275--278",
booktitle = "2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A low-power third-order ΔΣ modulator using ring amplifiers with power-saving technique

AU - Gryta, Alexis

AU - Suguro, Takuma

AU - Ishikuro, Hiroki

PY - 2016/12/15

Y1 - 2016/12/15

N2 - This paper presents a ΔΣ modulator with ring amplifiers to decrease the power consumption. The proposed ΔΣ modulator employs a technique of cutting-off the current of ring amplifiers after they are settled in each clock cycle. The optimum cutting-off timing can be determined by monitoring the output SNDR. The proposed 1-bit third-order ΔΣ modulator was designed in 65-nm CMOS process. From schematic-level circuit simulation, 76-dB SNDR was obtained at signal bandwidth of 1 MHz and clock frequency of 128 MHz. More than 40% percent of the power is saved at clock frequency of 128 MHz and power scalability is obtained.

AB - This paper presents a ΔΣ modulator with ring amplifiers to decrease the power consumption. The proposed ΔΣ modulator employs a technique of cutting-off the current of ring amplifiers after they are settled in each clock cycle. The optimum cutting-off timing can be determined by monitoring the output SNDR. The proposed 1-bit third-order ΔΣ modulator was designed in 65-nm CMOS process. From schematic-level circuit simulation, 76-dB SNDR was obtained at signal bandwidth of 1 MHz and clock frequency of 128 MHz. More than 40% percent of the power is saved at clock frequency of 128 MHz and power scalability is obtained.

KW - delta-sigma modulator

KW - low power

KW - ring amplifier

UR - http://www.scopus.com/inward/record.url?scp=85010280277&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010280277&partnerID=8YFLogxK

U2 - 10.1109/EDSSC.2016.7785261

DO - 10.1109/EDSSC.2016.7785261

M3 - Conference contribution

SP - 275

EP - 278

BT - 2016 IEEE International Conference on Electron Devices and Solid-State Circuits, EDSSC 2016

PB - Institute of Electrical and Electronics Engineers Inc.

ER -