A network switch for supporting high-performance parallel processing by computers distributed in local areas

Hiroaki Nishi, Koji Tasho, Tomohiro Kudoh, Hideharu Amano

Research output: Contribution to journalArticle

Abstract

The authors have developed a communications architecture called RHiNET that is capable of high-performance parallel processing by interconnecting PCs and WSs. RHiNET uses not only computers concentrated in one place but also computers used for daily business within buildings and within floors for parallel processing. Networks used by RHiNET should have high effective bandwidths and small latencies for high-efficiency computing, as well as link lengths for connecting the computers within buildings and floors and a free topology. The former requirements are not satisfied sufficiently by the conventional LANs, while the latter is not satisfied by SANs which are used in cluster systems. RHiNET satisfies both conditions by using a switch having a large memory capacity. In this paper, the architecture and implementation of the RHiNET/SW1 switch used by RHiNET networks are discussed. A scheme called virtual cache is used in RHiNET/SW1 such that a large-capacity packet buffer is installed by SRAM outside the switch ASIC. In addition, the performance of the switch is evaluated by a simulator.

Original languageEnglish
Pages (from-to)24-33
Number of pages10
JournalSystems and Computers in Japan
Volume32
Issue number14
DOIs
Publication statusPublished - 2001 Dec
Externally publishedYes

Fingerprint

Parallel Processing
Switch
High Performance
Switches
Processing
Effective Bandwidth
Static random access storage
Application specific integrated circuits
Local area networks
Cache
High Efficiency
Latency
Buffer
Simulator
Simulators
Topology
Bandwidth
Data storage equipment
Computing
Communication

Keywords

  • Asynchronous wormhole routing
  • High-speed network
  • Optical interconnection
  • Parallel distributed processing
  • Structured channel method

ASJC Scopus subject areas

  • Hardware and Architecture
  • Information Systems
  • Theoretical Computer Science
  • Computational Theory and Mathematics

Cite this

A network switch for supporting high-performance parallel processing by computers distributed in local areas. / Nishi, Hiroaki; Tasho, Koji; Kudoh, Tomohiro; Amano, Hideharu.

In: Systems and Computers in Japan, Vol. 32, No. 14, 12.2001, p. 24-33.

Research output: Contribution to journalArticle

@article{9a87f31eda0142cc82619b867638a3cd,
title = "A network switch for supporting high-performance parallel processing by computers distributed in local areas",
abstract = "The authors have developed a communications architecture called RHiNET that is capable of high-performance parallel processing by interconnecting PCs and WSs. RHiNET uses not only computers concentrated in one place but also computers used for daily business within buildings and within floors for parallel processing. Networks used by RHiNET should have high effective bandwidths and small latencies for high-efficiency computing, as well as link lengths for connecting the computers within buildings and floors and a free topology. The former requirements are not satisfied sufficiently by the conventional LANs, while the latter is not satisfied by SANs which are used in cluster systems. RHiNET satisfies both conditions by using a switch having a large memory capacity. In this paper, the architecture and implementation of the RHiNET/SW1 switch used by RHiNET networks are discussed. A scheme called virtual cache is used in RHiNET/SW1 such that a large-capacity packet buffer is installed by SRAM outside the switch ASIC. In addition, the performance of the switch is evaluated by a simulator.",
keywords = "Asynchronous wormhole routing, High-speed network, Optical interconnection, Parallel distributed processing, Structured channel method",
author = "Hiroaki Nishi and Koji Tasho and Tomohiro Kudoh and Hideharu Amano",
year = "2001",
month = "12",
doi = "10.1002/scj.1089",
language = "English",
volume = "32",
pages = "24--33",
journal = "Systems and Computers in Japan",
issn = "0882-1666",
publisher = "John Wiley and Sons Inc.",
number = "14",

}

TY - JOUR

T1 - A network switch for supporting high-performance parallel processing by computers distributed in local areas

AU - Nishi, Hiroaki

AU - Tasho, Koji

AU - Kudoh, Tomohiro

AU - Amano, Hideharu

PY - 2001/12

Y1 - 2001/12

N2 - The authors have developed a communications architecture called RHiNET that is capable of high-performance parallel processing by interconnecting PCs and WSs. RHiNET uses not only computers concentrated in one place but also computers used for daily business within buildings and within floors for parallel processing. Networks used by RHiNET should have high effective bandwidths and small latencies for high-efficiency computing, as well as link lengths for connecting the computers within buildings and floors and a free topology. The former requirements are not satisfied sufficiently by the conventional LANs, while the latter is not satisfied by SANs which are used in cluster systems. RHiNET satisfies both conditions by using a switch having a large memory capacity. In this paper, the architecture and implementation of the RHiNET/SW1 switch used by RHiNET networks are discussed. A scheme called virtual cache is used in RHiNET/SW1 such that a large-capacity packet buffer is installed by SRAM outside the switch ASIC. In addition, the performance of the switch is evaluated by a simulator.

AB - The authors have developed a communications architecture called RHiNET that is capable of high-performance parallel processing by interconnecting PCs and WSs. RHiNET uses not only computers concentrated in one place but also computers used for daily business within buildings and within floors for parallel processing. Networks used by RHiNET should have high effective bandwidths and small latencies for high-efficiency computing, as well as link lengths for connecting the computers within buildings and floors and a free topology. The former requirements are not satisfied sufficiently by the conventional LANs, while the latter is not satisfied by SANs which are used in cluster systems. RHiNET satisfies both conditions by using a switch having a large memory capacity. In this paper, the architecture and implementation of the RHiNET/SW1 switch used by RHiNET networks are discussed. A scheme called virtual cache is used in RHiNET/SW1 such that a large-capacity packet buffer is installed by SRAM outside the switch ASIC. In addition, the performance of the switch is evaluated by a simulator.

KW - Asynchronous wormhole routing

KW - High-speed network

KW - Optical interconnection

KW - Parallel distributed processing

KW - Structured channel method

UR - http://www.scopus.com/inward/record.url?scp=0035694668&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0035694668&partnerID=8YFLogxK

U2 - 10.1002/scj.1089

DO - 10.1002/scj.1089

M3 - Article

AN - SCOPUS:0035694668

VL - 32

SP - 24

EP - 33

JO - Systems and Computers in Japan

JF - Systems and Computers in Japan

SN - 0882-1666

IS - 14

ER -