A network switch using optical interconnection for high performance parallel computing using PCs

High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections

Shinji Nishimura, Tomohiro Kudoh, Hiroaki Nishi, Katsuyoshi Harasawa, Nobuhiro Matsudaira, Shigeto Akutsu, Koji Tasyo, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

4 Citations (Scopus)

Abstract

A large throughput, low latency network switch (RHiNET-2/SW) has been developed for a distributed parallel computing system. This switch has a new architecture to support low latency "zero-copy" communication in multi-tasking environments. Eight pairs of 800-Mbit/s×12-channel optical interconnection modules and a CMOS ASIC switch are implemented on a compact circuit board. To achieve large-throughput (64 Gbit/s) and low-latency network performance, the SW-LSI has a customized high-speed LVDS I/O interface, and high-speed internal SRAM memory in a 784-pin-BGA one-chip package. Also, we have developed the device implementation technologies to overcome the electrical problems (crosstalk, skew, reflection and noise). These implementation technologies are applicable for switches used in other high-speed networks such as GSN, 4 Gbit/s Fiber Channel or 10 Gbit/s Ethernet.

Original languageEnglish
Title of host publicationProceedings - 6th International Conference on Parallel Interconnects, PI 1999
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages5-12
Number of pages8
ISBN (Electronic)076950440X, 9780769504407
DOIs
Publication statusPublished - 1999 Jan 1
Event6th International Conference on Parallel Interconnects, PI 1999 - Anchorage, United States
Duration: 1999 Oct 171999 Oct 19

Other

Other6th International Conference on Parallel Interconnects, PI 1999
CountryUnited States
CityAnchorage
Period99/10/1799/10/19

Fingerprint

Optical interconnects
Parallel processing systems
Switches
Throughput
Multitasking
HIgh speed networks
Static random access storage
Application specific integrated circuits
Crosstalk
Network performance
Ethernet
Interfaces (computer)
Data storage equipment
Networks (circuits)
Fibers
Communication

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture

Cite this

Nishimura, S., Kudoh, T., Nishi, H., Harasawa, K., Matsudaira, N., Akutsu, S., ... Amano, H. (1999). A network switch using optical interconnection for high performance parallel computing using PCs: High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections. In Proceedings - 6th International Conference on Parallel Interconnects, PI 1999 (pp. 5-12). [806389] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/PI.1999.806389

A network switch using optical interconnection for high performance parallel computing using PCs : High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections. / Nishimura, Shinji; Kudoh, Tomohiro; Nishi, Hiroaki; Harasawa, Katsuyoshi; Matsudaira, Nobuhiro; Akutsu, Shigeto; Tasyo, Koji; Amano, Hideharu.

Proceedings - 6th International Conference on Parallel Interconnects, PI 1999. Institute of Electrical and Electronics Engineers Inc., 1999. p. 5-12 806389.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nishimura, S, Kudoh, T, Nishi, H, Harasawa, K, Matsudaira, N, Akutsu, S, Tasyo, K & Amano, H 1999, A network switch using optical interconnection for high performance parallel computing using PCs: High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections. in Proceedings - 6th International Conference on Parallel Interconnects, PI 1999., 806389, Institute of Electrical and Electronics Engineers Inc., pp. 5-12, 6th International Conference on Parallel Interconnects, PI 1999, Anchorage, United States, 99/10/17. https://doi.org/10.1109/PI.1999.806389
Nishimura S, Kudoh T, Nishi H, Harasawa K, Matsudaira N, Akutsu S et al. A network switch using optical interconnection for high performance parallel computing using PCs: High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections. In Proceedings - 6th International Conference on Parallel Interconnects, PI 1999. Institute of Electrical and Electronics Engineers Inc. 1999. p. 5-12. 806389 https://doi.org/10.1109/PI.1999.806389
Nishimura, Shinji ; Kudoh, Tomohiro ; Nishi, Hiroaki ; Harasawa, Katsuyoshi ; Matsudaira, Nobuhiro ; Akutsu, Shigeto ; Tasyo, Koji ; Amano, Hideharu. / A network switch using optical interconnection for high performance parallel computing using PCs : High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections. Proceedings - 6th International Conference on Parallel Interconnects, PI 1999. Institute of Electrical and Electronics Engineers Inc., 1999. pp. 5-12
@inproceedings{79a504a599aa4010918923e8b6d39328,
title = "A network switch using optical interconnection for high performance parallel computing using PCs: High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections",
abstract = "A large throughput, low latency network switch (RHiNET-2/SW) has been developed for a distributed parallel computing system. This switch has a new architecture to support low latency {"}zero-copy{"} communication in multi-tasking environments. Eight pairs of 800-Mbit/s×12-channel optical interconnection modules and a CMOS ASIC switch are implemented on a compact circuit board. To achieve large-throughput (64 Gbit/s) and low-latency network performance, the SW-LSI has a customized high-speed LVDS I/O interface, and high-speed internal SRAM memory in a 784-pin-BGA one-chip package. Also, we have developed the device implementation technologies to overcome the electrical problems (crosstalk, skew, reflection and noise). These implementation technologies are applicable for switches used in other high-speed networks such as GSN, 4 Gbit/s Fiber Channel or 10 Gbit/s Ethernet.",
author = "Shinji Nishimura and Tomohiro Kudoh and Hiroaki Nishi and Katsuyoshi Harasawa and Nobuhiro Matsudaira and Shigeto Akutsu and Koji Tasyo and Hideharu Amano",
year = "1999",
month = "1",
day = "1",
doi = "10.1109/PI.1999.806389",
language = "English",
pages = "5--12",
booktitle = "Proceedings - 6th International Conference on Parallel Interconnects, PI 1999",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A network switch using optical interconnection for high performance parallel computing using PCs

T2 - High-density implementation of high-speed signals for a one-chip electronic switch with optical interconnections

AU - Nishimura, Shinji

AU - Kudoh, Tomohiro

AU - Nishi, Hiroaki

AU - Harasawa, Katsuyoshi

AU - Matsudaira, Nobuhiro

AU - Akutsu, Shigeto

AU - Tasyo, Koji

AU - Amano, Hideharu

PY - 1999/1/1

Y1 - 1999/1/1

N2 - A large throughput, low latency network switch (RHiNET-2/SW) has been developed for a distributed parallel computing system. This switch has a new architecture to support low latency "zero-copy" communication in multi-tasking environments. Eight pairs of 800-Mbit/s×12-channel optical interconnection modules and a CMOS ASIC switch are implemented on a compact circuit board. To achieve large-throughput (64 Gbit/s) and low-latency network performance, the SW-LSI has a customized high-speed LVDS I/O interface, and high-speed internal SRAM memory in a 784-pin-BGA one-chip package. Also, we have developed the device implementation technologies to overcome the electrical problems (crosstalk, skew, reflection and noise). These implementation technologies are applicable for switches used in other high-speed networks such as GSN, 4 Gbit/s Fiber Channel or 10 Gbit/s Ethernet.

AB - A large throughput, low latency network switch (RHiNET-2/SW) has been developed for a distributed parallel computing system. This switch has a new architecture to support low latency "zero-copy" communication in multi-tasking environments. Eight pairs of 800-Mbit/s×12-channel optical interconnection modules and a CMOS ASIC switch are implemented on a compact circuit board. To achieve large-throughput (64 Gbit/s) and low-latency network performance, the SW-LSI has a customized high-speed LVDS I/O interface, and high-speed internal SRAM memory in a 784-pin-BGA one-chip package. Also, we have developed the device implementation technologies to overcome the electrical problems (crosstalk, skew, reflection and noise). These implementation technologies are applicable for switches used in other high-speed networks such as GSN, 4 Gbit/s Fiber Channel or 10 Gbit/s Ethernet.

UR - http://www.scopus.com/inward/record.url?scp=0342344008&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0342344008&partnerID=8YFLogxK

U2 - 10.1109/PI.1999.806389

DO - 10.1109/PI.1999.806389

M3 - Conference contribution

SP - 5

EP - 12

BT - Proceedings - 6th International Conference on Parallel Interconnects, PI 1999

PB - Institute of Electrical and Electronics Engineers Inc.

ER -