A new design scheme for logic circuits with single electron transistors

Ken Uchida, Kazuya Matsuzawa, Akira Toriumi

Research output: Contribution to journalArticle

39 Citations (Scopus)

Abstract

A new design scheme for logic circuits utilizing single electron transistors (SETs) is proposed. First, logic operations are implemented in logic trees composed of SETs used as pull-down devices. Second, the supply voltage to SET logic trees is lower than the gate voltage swing of SETs. Third, a clock control concept similar to that of complementary metal-oxide-semiconductor (CMOS) dynamic logic is utilized. Finally, the output voltages of logic trees are amplified to the same voltage as the gate voltage swing of SETs by the CMOS inverters in order to drive the next gates. It is confirmed by the hybrid simulator of single electron tunneling and SPICE that a SET logic circuit, a four-way exclusive OR, operates perfectly. It is concluded that the proposed SET logic is consistent in voltage levels and is realistic for the hybrid circuits of SETs and CMOS.

Original languageEnglish
Pages (from-to)4027-4032
Number of pages6
JournalJapanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers
Volume38
Issue number7 B
Publication statusPublished - 1999 Jul 15

    Fingerprint

Keywords

  • CMOS
  • Coulomb blockade
  • Dynamic logic circuits
  • MOSFET
  • SET
  • Single electron tunneling

ASJC Scopus subject areas

  • Engineering(all)
  • Physics and Astronomy(all)

Cite this