A parallel multi-layer channel router on the HVH model

Nobuo Funabaki, Yoshiyasu Takefuji

Research output: Contribution to journalArticlepeer-review


With the advancement of the silicon technology multi-layered VLSI circuits and PCBs (printed circuit boards) have been widely used. Based on the neural network model this paper presents the first parallel algorithm for multi-layer channel routing problems on the HVH model which minimize wiring areas in VLSI circuits and PCBs. The algorithm requires n × m × 2s processing elements for the n-net-m-track-3s-layer problem. The algorithm not only runs on a sequential machine but also on a parallel machine with maximally n × m × 2s processors. The algorithm is verified by solving seven benchmark problems where it finds better solutions than the existing algorithms for 6-12-layer problems in nearly constant time on a parallel machine.

Original languageEnglish
Pages (from-to)63-77
Number of pages15
JournalParallel Computing
Issue number1
Publication statusPublished - 1993 Jan
Externally publishedYes


  • Channel routing problems
  • HVH model
  • VLSI circuits
  • benchmark problems
  • neural network
  • simulation results

ASJC Scopus subject areas

  • Software
  • Theoretical Computer Science
  • Hardware and Architecture
  • Computer Networks and Communications
  • Computer Graphics and Computer-Aided Design
  • Artificial Intelligence


Dive into the research topics of 'A parallel multi-layer channel router on the HVH model'. Together they form a unique fingerprint.

Cite this