TY - GEN
T1 - A perpetuum mobile 32bit CPU on 65nm SOTB CMOS technology with reverse-body-bias assisted sleep mode
AU - Kamohara, Shiro
AU - Sugii, Nobuyuki
AU - Ishibashi, Koichiro
AU - Usami, Kimiyoshi
AU - Amano, Hideharu
AU - Kobayashi, Kazutoshi
AU - Pham, Cong Kha
N1 - Publisher Copyright:
© 2014 IEEE.
PY - 2014/5/25
Y1 - 2014/5/25
N2 - Presents a conference poster that addresses a perpetuum mobile 32bit central processing unit that resides on 65nm CMOS technology using reverse-body-bias via assisted sleep mode.
AB - Presents a conference poster that addresses a perpetuum mobile 32bit central processing unit that resides on 65nm CMOS technology using reverse-body-bias via assisted sleep mode.
UR - http://www.scopus.com/inward/record.url?scp=84982788091&partnerID=8YFLogxK
UR - http://www.scopus.com/inward/citedby.url?scp=84982788091&partnerID=8YFLogxK
U2 - 10.1109/HOTCHIPS.2014.7478838
DO - 10.1109/HOTCHIPS.2014.7478838
M3 - Conference contribution
AN - SCOPUS:84982788091
T3 - 2014 IEEE Hot Chips 26 Symposium, HCS 2014
BT - 2014 IEEE Hot Chips 26 Symposium, HCS 2014
PB - Institute of Electrical and Electronics Engineers Inc.
T2 - 26th IEEE Hot Chips Symposium, HCS 2014
Y2 - 10 August 2014 through 12 August 2014
ER -