A port combination methodology for application-specific networks-on-chip on FPGAS

Daihan Wang, Hiroki Matsutani, Michihiro Koibuchi, Hideharu Amano

Research output: Contribution to journalArticle

Abstract

A temporal correlation based port combination algorithm that customizes the router design in Network-on-Chip (NoC) is proposed for reconfigurable systems in order to minimize required hardware amount. Given the traffic characteristics of the target application and the expected hardware amount reduction rate, the algorithm automatically makes the port combination plan for the networks. Since the port combination technique has the advantage of almost keeping the topology including twosurface layout, it does not affect the design of the other layer, such as task mapping and scheduling. The algorithm shows much better efficiency than the algorithm without temporal correlation. For the multimedia stream processing application, the algorithm can save 55% of the hardware amount without performance degradation, while the none temporal correlation algorithm suffers from 30% performance loss.

Original languageEnglish
Pages (from-to)1914-1922
Number of pages9
JournalIEICE Transactions on Information and Systems
VolumeE90-D
Issue number12
DOIs
Publication statusPublished - 2007 Dec

Keywords

  • Fpga
  • Networks-on-chip
  • Port combination
  • Router

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Computer Vision and Pattern Recognition
  • Electrical and Electronic Engineering
  • Artificial Intelligence

Fingerprint Dive into the research topics of 'A port combination methodology for application-specific networks-on-chip on FPGAS'. Together they form a unique fingerprint.

  • Cite this