A Programmable δΣSAR-ADC with charge shuttling technique

Kohei Yamada, Yosuke Toyama, Hiroki Ishikuro

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

This paper presents an ADC with programmability between SAR-only mode and delta-sigma (δΣassisted mode. The ?assisted mode brings 1st order noise shaping for resolution enhancement. Proposed charge shuttling technique makes it possible to share a charge re-distribution capacitor array for DAC in SAR, feedback DAC, and integrator capacitor in δΣloop and improve the accuracy. The prototype ADC fabricated in 65- nm CMOS achieved SNDR of 44.35 dB at sampling rate of 32 MHz and power consumption of 0.55mW. The SNDR is improved to 62.9dB by δΣassisted mode when the signal bandwidth is 60 kHz.

Original languageEnglish
Title of host publicationISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages51-52
Number of pages2
ISBN (Electronic)9781467393089
DOIs
Publication statusPublished - 2016 Dec 27
Event13th International SoC Design Conference, ISOCC 2016 - Jeju, Korea, Republic of
Duration: 2016 Oct 232016 Oct 26

Other

Other13th International SoC Design Conference, ISOCC 2016
CountryKorea, Republic of
CityJeju
Period16/10/2316/10/26

Fingerprint

Capacitors
capacitors
Electric power utilization
Sampling
Feedback
Bandwidth
integrators
CMOS
sampling
prototypes
bandwidth
augmentation

Keywords

  • Charge shuttling
  • Delta-sigma
  • Programmable
  • SAR

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Instrumentation

Cite this

Yamada, K., Toyama, Y., & Ishikuro, H. (2016). A Programmable δΣSAR-ADC with charge shuttling technique. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things (pp. 51-52). [7799704] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISOCC.2016.7799704

A Programmable δΣSAR-ADC with charge shuttling technique. / Yamada, Kohei; Toyama, Yosuke; Ishikuro, Hiroki.

ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. p. 51-52 7799704.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Yamada, K, Toyama, Y & Ishikuro, H 2016, A Programmable δΣSAR-ADC with charge shuttling technique. in ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things., 7799704, Institute of Electrical and Electronics Engineers Inc., pp. 51-52, 13th International SoC Design Conference, ISOCC 2016, Jeju, Korea, Republic of, 16/10/23. https://doi.org/10.1109/ISOCC.2016.7799704
Yamada K, Toyama Y, Ishikuro H. A Programmable δΣSAR-ADC with charge shuttling technique. In ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc. 2016. p. 51-52. 7799704 https://doi.org/10.1109/ISOCC.2016.7799704
Yamada, Kohei ; Toyama, Yosuke ; Ishikuro, Hiroki. / A Programmable δΣSAR-ADC with charge shuttling technique. ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things. Institute of Electrical and Electronics Engineers Inc., 2016. pp. 51-52
@inproceedings{ca0385b0eb144a91bab70badf350267d,
title = "A Programmable δΣSAR-ADC with charge shuttling technique",
abstract = "This paper presents an ADC with programmability between SAR-only mode and delta-sigma (δΣassisted mode. The ?assisted mode brings 1st order noise shaping for resolution enhancement. Proposed charge shuttling technique makes it possible to share a charge re-distribution capacitor array for DAC in SAR, feedback DAC, and integrator capacitor in δΣloop and improve the accuracy. The prototype ADC fabricated in 65- nm CMOS achieved SNDR of 44.35 dB at sampling rate of 32 MHz and power consumption of 0.55mW. The SNDR is improved to 62.9dB by δΣassisted mode when the signal bandwidth is 60 kHz.",
keywords = "Charge shuttling, Delta-sigma, Programmable, SAR",
author = "Kohei Yamada and Yosuke Toyama and Hiroki Ishikuro",
year = "2016",
month = "12",
day = "27",
doi = "10.1109/ISOCC.2016.7799704",
language = "English",
pages = "51--52",
booktitle = "ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A Programmable δΣSAR-ADC with charge shuttling technique

AU - Yamada, Kohei

AU - Toyama, Yosuke

AU - Ishikuro, Hiroki

PY - 2016/12/27

Y1 - 2016/12/27

N2 - This paper presents an ADC with programmability between SAR-only mode and delta-sigma (δΣassisted mode. The ?assisted mode brings 1st order noise shaping for resolution enhancement. Proposed charge shuttling technique makes it possible to share a charge re-distribution capacitor array for DAC in SAR, feedback DAC, and integrator capacitor in δΣloop and improve the accuracy. The prototype ADC fabricated in 65- nm CMOS achieved SNDR of 44.35 dB at sampling rate of 32 MHz and power consumption of 0.55mW. The SNDR is improved to 62.9dB by δΣassisted mode when the signal bandwidth is 60 kHz.

AB - This paper presents an ADC with programmability between SAR-only mode and delta-sigma (δΣassisted mode. The ?assisted mode brings 1st order noise shaping for resolution enhancement. Proposed charge shuttling technique makes it possible to share a charge re-distribution capacitor array for DAC in SAR, feedback DAC, and integrator capacitor in δΣloop and improve the accuracy. The prototype ADC fabricated in 65- nm CMOS achieved SNDR of 44.35 dB at sampling rate of 32 MHz and power consumption of 0.55mW. The SNDR is improved to 62.9dB by δΣassisted mode when the signal bandwidth is 60 kHz.

KW - Charge shuttling

KW - Delta-sigma

KW - Programmable

KW - SAR

UR - http://www.scopus.com/inward/record.url?scp=85010461802&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85010461802&partnerID=8YFLogxK

U2 - 10.1109/ISOCC.2016.7799704

DO - 10.1109/ISOCC.2016.7799704

M3 - Conference contribution

SP - 51

EP - 52

BT - ISOCC 2016 - International SoC Design Conference: Smart SoC for Intelligent Things

PB - Institute of Electrical and Electronics Engineers Inc.

ER -