A real-time multi face detection technique using positive-negative lines-of-face template

Yuichi Hori, Kenji Shimizu, Yutaka Nakamura, Tadahiro Kuroda

Research output: Chapter in Book/Report/Conference proceedingConference contribution

23 Citations (Scopus)

Abstract

This paper describes a real-time multi face detection technique for color video sequences. A 3D rational skin color model and a positive-negative lines-of-face template are proposed to improve signal to noise ratio (SNR) in face detection. Steady State Genetic Algorithm (SSGA) is employed for lines-of-face detection from entire image. Hardware architecture is optimized for high-speed operation and small hardware resources. An experimental system is developed in Field Programmable Gate Array (FPGA), with only 40k gates for logic and 240k gates for memory. It detects 6 faces in real-time (30fps:every 33ms) from 320×240pixels (QVGA) color video sequences. Detection rate of 98% is achieved for 89 images including 205 faces from daily scenes.

Original languageEnglish
Title of host publicationProceedings - International Conference on Pattern Recognition
EditorsJ. Kittler, M. Petrou, M. Nixon
Pages765-768
Number of pages4
Volume1
DOIs
Publication statusPublished - 2004
EventProceedings of the 17th International Conference on Pattern Recognition, ICPR 2004 - Cambridge, United Kingdom
Duration: 2004 Aug 232004 Aug 26

Other

OtherProceedings of the 17th International Conference on Pattern Recognition, ICPR 2004
CountryUnited Kingdom
CityCambridge
Period04/8/2304/8/26

Fingerprint

Face recognition
Color
Hardware
Field programmable gate arrays (FPGA)
Signal to noise ratio
Skin
Genetic algorithms
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Vision and Pattern Recognition
  • Hardware and Architecture

Cite this

Hori, Y., Shimizu, K., Nakamura, Y., & Kuroda, T. (2004). A real-time multi face detection technique using positive-negative lines-of-face template. In J. Kittler, M. Petrou, & M. Nixon (Eds.), Proceedings - International Conference on Pattern Recognition (Vol. 1, pp. 765-768) https://doi.org/10.1109/ICPR.2004.1334309

A real-time multi face detection technique using positive-negative lines-of-face template. / Hori, Yuichi; Shimizu, Kenji; Nakamura, Yutaka; Kuroda, Tadahiro.

Proceedings - International Conference on Pattern Recognition. ed. / J. Kittler; M. Petrou; M. Nixon. Vol. 1 2004. p. 765-768.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Hori, Y, Shimizu, K, Nakamura, Y & Kuroda, T 2004, A real-time multi face detection technique using positive-negative lines-of-face template. in J Kittler, M Petrou & M Nixon (eds), Proceedings - International Conference on Pattern Recognition. vol. 1, pp. 765-768, Proceedings of the 17th International Conference on Pattern Recognition, ICPR 2004, Cambridge, United Kingdom, 04/8/23. https://doi.org/10.1109/ICPR.2004.1334309
Hori Y, Shimizu K, Nakamura Y, Kuroda T. A real-time multi face detection technique using positive-negative lines-of-face template. In Kittler J, Petrou M, Nixon M, editors, Proceedings - International Conference on Pattern Recognition. Vol. 1. 2004. p. 765-768 https://doi.org/10.1109/ICPR.2004.1334309
Hori, Yuichi ; Shimizu, Kenji ; Nakamura, Yutaka ; Kuroda, Tadahiro. / A real-time multi face detection technique using positive-negative lines-of-face template. Proceedings - International Conference on Pattern Recognition. editor / J. Kittler ; M. Petrou ; M. Nixon. Vol. 1 2004. pp. 765-768
@inproceedings{7a7eb70720bd473da721596dab7afa45,
title = "A real-time multi face detection technique using positive-negative lines-of-face template",
abstract = "This paper describes a real-time multi face detection technique for color video sequences. A 3D rational skin color model and a positive-negative lines-of-face template are proposed to improve signal to noise ratio (SNR) in face detection. Steady State Genetic Algorithm (SSGA) is employed for lines-of-face detection from entire image. Hardware architecture is optimized for high-speed operation and small hardware resources. An experimental system is developed in Field Programmable Gate Array (FPGA), with only 40k gates for logic and 240k gates for memory. It detects 6 faces in real-time (30fps:every 33ms) from 320×240pixels (QVGA) color video sequences. Detection rate of 98{\%} is achieved for 89 images including 205 faces from daily scenes.",
author = "Yuichi Hori and Kenji Shimizu and Yutaka Nakamura and Tadahiro Kuroda",
year = "2004",
doi = "10.1109/ICPR.2004.1334309",
language = "English",
isbn = "0769521282",
volume = "1",
pages = "765--768",
editor = "J. Kittler and M. Petrou and M. Nixon",
booktitle = "Proceedings - International Conference on Pattern Recognition",

}

TY - GEN

T1 - A real-time multi face detection technique using positive-negative lines-of-face template

AU - Hori, Yuichi

AU - Shimizu, Kenji

AU - Nakamura, Yutaka

AU - Kuroda, Tadahiro

PY - 2004

Y1 - 2004

N2 - This paper describes a real-time multi face detection technique for color video sequences. A 3D rational skin color model and a positive-negative lines-of-face template are proposed to improve signal to noise ratio (SNR) in face detection. Steady State Genetic Algorithm (SSGA) is employed for lines-of-face detection from entire image. Hardware architecture is optimized for high-speed operation and small hardware resources. An experimental system is developed in Field Programmable Gate Array (FPGA), with only 40k gates for logic and 240k gates for memory. It detects 6 faces in real-time (30fps:every 33ms) from 320×240pixels (QVGA) color video sequences. Detection rate of 98% is achieved for 89 images including 205 faces from daily scenes.

AB - This paper describes a real-time multi face detection technique for color video sequences. A 3D rational skin color model and a positive-negative lines-of-face template are proposed to improve signal to noise ratio (SNR) in face detection. Steady State Genetic Algorithm (SSGA) is employed for lines-of-face detection from entire image. Hardware architecture is optimized for high-speed operation and small hardware resources. An experimental system is developed in Field Programmable Gate Array (FPGA), with only 40k gates for logic and 240k gates for memory. It detects 6 faces in real-time (30fps:every 33ms) from 320×240pixels (QVGA) color video sequences. Detection rate of 98% is achieved for 89 images including 205 faces from daily scenes.

UR - http://www.scopus.com/inward/record.url?scp=10044298709&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=10044298709&partnerID=8YFLogxK

U2 - 10.1109/ICPR.2004.1334309

DO - 10.1109/ICPR.2004.1334309

M3 - Conference contribution

SN - 0769521282

VL - 1

SP - 765

EP - 768

BT - Proceedings - International Conference on Pattern Recognition

A2 - Kittler, J.

A2 - Petrou, M.

A2 - Nixon, M.

ER -