A reconfigurable stochastic model simulator for analysis of parallel systems

O. Yamamoto, Yuichiro Shibata, Hitoshi Kurosawa, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

2 Citations (Scopus)

Abstract

Markov chain and queueing model are convenient tools with which to analyze parallel systems for architects. For a high speed simulation and easy modeling, a reconfigurable Markov chain/queueing model simulation system called RSMS (Reconfigurable Stochastic Model Simulator) is proposed. A user describes the target system in a dedicated description language called Taico. The description is automatically translated into the HDL description of the Markov chain/queueing model simulator. Then, the simulator is implemented on the FPGA devices of the reconfigurable system, and directly executed. Evaluation results with example parallel systems demonstrate that the performance of the proposed system is much superior to that of a common workstation.

Original languageEnglish
Title of host publicationIEEE Symposium on FPGAs for Custom Computing Machines, Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages291-292
Number of pages2
Volume2000-January
ISBN (Print)0769508715
DOIs
Publication statusPublished - 2000
EventIEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2000 - Napa Valley, United States
Duration: 2000 Apr 172000 Apr 19

Other

OtherIEEE Symposium on Field-Programmable Custom Computing Machines, FCCM 2000
CountryUnited States
CityNapa Valley
Period00/4/1700/4/19

    Fingerprint

ASJC Scopus subject areas

  • Hardware and Architecture
  • Software
  • Theoretical Computer Science

Cite this

Yamamoto, O., Shibata, Y., Kurosawa, H., & Amano, H. (2000). A reconfigurable stochastic model simulator for analysis of parallel systems. In IEEE Symposium on FPGAs for Custom Computing Machines, Proceedings (Vol. 2000-January, pp. 291-292). [903422] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/FPGA.2000.903422