A regular expression processor embedded in service-friendly router for future Internet

Yasutsugu Nagatomi, Michihiro Koibuchi, Hideyuki Kawashima, Koichi Inoue, Hiroaki Nishi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

1 Citation (Scopus)

Abstract

For the future application-friendly Internet, we have presented a router architecture that enables to interact with a variety of rich services. The proposed router snoops a traffic data stream, inspects the packet payload as well as packet headers, and stores the designated data in the associated database. The service-friendly router uses the technology of DPI (Deep Packet Inspection) for enriching services. For this purpose, high-throughput regular expression processing becomes a crucial component embedded in the router in order to extract the required information from traffic streams. Moreover, target patterns of the regular expression processing can be dynamically and frequently updated according to the applications requests. In this paper, we mainly focus on the design and evaluation of the high-throughput regularexpression processor. It accelerates the processing performance of OR matching (pipe(\)-based matching) that is familiar in various emerging applications of future Internet. The proposed regular-expression processor achieves a low overhead processing under the condition that the updates of the regularexpression patterns are frequently issued. Evaluation results show that the proposed processor achieves 6.0-Gbps throughput of regular-expression matching when using 45nm standard cell library.

Original languageEnglish
Title of host publicationProceedings of the International Conference on Parallel Processing Workshops
Pages82-88
Number of pages7
DOIs
Publication statusPublished - 2010
Event2010 39th International Conference on Parallel Processing Workshops, ICPPW 2010 - San Diego, CA, United States
Duration: 2010 Sep 132010 Sep 16

Other

Other2010 39th International Conference on Parallel Processing Workshops, ICPPW 2010
CountryUnited States
CitySan Diego, CA
Period10/9/1310/9/16

Fingerprint

Future Internet
Embedded Processor
Regular Expressions
Router
Routers
Internet
Throughput
Processing
High Throughput
Traffic
Evaluation
Data Streams
Accelerate
Inspection
Update
Pipe
Target
Cell

ASJC Scopus subject areas

  • Software
  • Mathematics(all)
  • Hardware and Architecture

Cite this

Nagatomi, Y., Koibuchi, M., Kawashima, H., Inoue, K., & Nishi, H. (2010). A regular expression processor embedded in service-friendly router for future Internet. In Proceedings of the International Conference on Parallel Processing Workshops (pp. 82-88). [5599217] https://doi.org/10.1109/ICPPW.2010.23

A regular expression processor embedded in service-friendly router for future Internet. / Nagatomi, Yasutsugu; Koibuchi, Michihiro; Kawashima, Hideyuki; Inoue, Koichi; Nishi, Hiroaki.

Proceedings of the International Conference on Parallel Processing Workshops. 2010. p. 82-88 5599217.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nagatomi, Y, Koibuchi, M, Kawashima, H, Inoue, K & Nishi, H 2010, A regular expression processor embedded in service-friendly router for future Internet. in Proceedings of the International Conference on Parallel Processing Workshops., 5599217, pp. 82-88, 2010 39th International Conference on Parallel Processing Workshops, ICPPW 2010, San Diego, CA, United States, 10/9/13. https://doi.org/10.1109/ICPPW.2010.23
Nagatomi Y, Koibuchi M, Kawashima H, Inoue K, Nishi H. A regular expression processor embedded in service-friendly router for future Internet. In Proceedings of the International Conference on Parallel Processing Workshops. 2010. p. 82-88. 5599217 https://doi.org/10.1109/ICPPW.2010.23
Nagatomi, Yasutsugu ; Koibuchi, Michihiro ; Kawashima, Hideyuki ; Inoue, Koichi ; Nishi, Hiroaki. / A regular expression processor embedded in service-friendly router for future Internet. Proceedings of the International Conference on Parallel Processing Workshops. 2010. pp. 82-88
@inproceedings{c5503b8bd4f1467992b9d29944a11a08,
title = "A regular expression processor embedded in service-friendly router for future Internet",
abstract = "For the future application-friendly Internet, we have presented a router architecture that enables to interact with a variety of rich services. The proposed router snoops a traffic data stream, inspects the packet payload as well as packet headers, and stores the designated data in the associated database. The service-friendly router uses the technology of DPI (Deep Packet Inspection) for enriching services. For this purpose, high-throughput regular expression processing becomes a crucial component embedded in the router in order to extract the required information from traffic streams. Moreover, target patterns of the regular expression processing can be dynamically and frequently updated according to the applications requests. In this paper, we mainly focus on the design and evaluation of the high-throughput regularexpression processor. It accelerates the processing performance of OR matching (pipe(\)-based matching) that is familiar in various emerging applications of future Internet. The proposed regular-expression processor achieves a low overhead processing under the condition that the updates of the regularexpression patterns are frequently issued. Evaluation results show that the proposed processor achieves 6.0-Gbps throughput of regular-expression matching when using 45nm standard cell library.",
author = "Yasutsugu Nagatomi and Michihiro Koibuchi and Hideyuki Kawashima and Koichi Inoue and Hiroaki Nishi",
year = "2010",
doi = "10.1109/ICPPW.2010.23",
language = "English",
isbn = "9780769541570",
pages = "82--88",
booktitle = "Proceedings of the International Conference on Parallel Processing Workshops",

}

TY - GEN

T1 - A regular expression processor embedded in service-friendly router for future Internet

AU - Nagatomi, Yasutsugu

AU - Koibuchi, Michihiro

AU - Kawashima, Hideyuki

AU - Inoue, Koichi

AU - Nishi, Hiroaki

PY - 2010

Y1 - 2010

N2 - For the future application-friendly Internet, we have presented a router architecture that enables to interact with a variety of rich services. The proposed router snoops a traffic data stream, inspects the packet payload as well as packet headers, and stores the designated data in the associated database. The service-friendly router uses the technology of DPI (Deep Packet Inspection) for enriching services. For this purpose, high-throughput regular expression processing becomes a crucial component embedded in the router in order to extract the required information from traffic streams. Moreover, target patterns of the regular expression processing can be dynamically and frequently updated according to the applications requests. In this paper, we mainly focus on the design and evaluation of the high-throughput regularexpression processor. It accelerates the processing performance of OR matching (pipe(\)-based matching) that is familiar in various emerging applications of future Internet. The proposed regular-expression processor achieves a low overhead processing under the condition that the updates of the regularexpression patterns are frequently issued. Evaluation results show that the proposed processor achieves 6.0-Gbps throughput of regular-expression matching when using 45nm standard cell library.

AB - For the future application-friendly Internet, we have presented a router architecture that enables to interact with a variety of rich services. The proposed router snoops a traffic data stream, inspects the packet payload as well as packet headers, and stores the designated data in the associated database. The service-friendly router uses the technology of DPI (Deep Packet Inspection) for enriching services. For this purpose, high-throughput regular expression processing becomes a crucial component embedded in the router in order to extract the required information from traffic streams. Moreover, target patterns of the regular expression processing can be dynamically and frequently updated according to the applications requests. In this paper, we mainly focus on the design and evaluation of the high-throughput regularexpression processor. It accelerates the processing performance of OR matching (pipe(\)-based matching) that is familiar in various emerging applications of future Internet. The proposed regular-expression processor achieves a low overhead processing under the condition that the updates of the regularexpression patterns are frequently issued. Evaluation results show that the proposed processor achieves 6.0-Gbps throughput of regular-expression matching when using 45nm standard cell library.

UR - http://www.scopus.com/inward/record.url?scp=78649832839&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=78649832839&partnerID=8YFLogxK

U2 - 10.1109/ICPPW.2010.23

DO - 10.1109/ICPPW.2010.23

M3 - Conference contribution

SN - 9780769541570

SP - 82

EP - 88

BT - Proceedings of the International Conference on Parallel Processing Workshops

ER -