A scalable 3D heterogeneous multicore with an inductive ThruChip interface

Noriyuki Miura, Yusuke Koizumi, Yasuhiro Take, Hiroki Matsutani, Tadahiro Kuroda, Hideharu Amano, Ryuichi Sakamoto, Mitaro Namiki, Kimiyoshi Usami, Masaaki Kondo, Hiroshi Nakamura

Research output: Contribution to journalArticle

21 Citations (Scopus)

Abstract

The authors developed a scalable heterogeneous multicore processor. 3D heterogeneous chip stacking of a general-purpose CPU and reconfigurable multicore accelerators enables various trade-offs between performance and energy consumption. The stacked chips interconnect through a scalable 3D network on a chip (NoC). By simply changing the number of stacked accelerator chips, processor parallelism can be widely scaled. No design change is needed, and hence, no additional nonrecurring engineering (NRE) cost is required. An inductive-coupling ThruChip Interface (TCI) is applied to stacked-chip communications, forming a low-cost and robust high-speed 3D NoC. The authors developed a prototype system called Cube-1 with 65-nm CMOS test chips, and confirmed successful system operations, including 10 hours of continuous Linux OS operation. Simple filters and a streaming application were implemented on Cube-1 and performance acceleration up to about three times was achieved.

Original languageEnglish
Article number6684194
Pages (from-to)6-15
Number of pages10
JournalIEEE Micro
Volume33
Issue number6
DOIs
Publication statusPublished - 2013 Nov 1

    Fingerprint

Keywords

  • Heterogeneous multicore system
  • Inductive coupling through chip interface
  • Network-on-chip

ASJC Scopus subject areas

  • Software
  • Hardware and Architecture
  • Electrical and Electronic Engineering

Cite this

Miura, N., Koizumi, Y., Take, Y., Matsutani, H., Kuroda, T., Amano, H., Sakamoto, R., Namiki, M., Usami, K., Kondo, M., & Nakamura, H. (2013). A scalable 3D heterogeneous multicore with an inductive ThruChip interface. IEEE Micro, 33(6), 6-15. [6684194]. https://doi.org/10.1109/MM.2013.112