A scheduling scheme for variable-length packets in an input-buffered ATM switch with priority of active buffer

Yousuke Nakaki, Kohei Okazaki, Kenji Sakamoto, Yoshiyuki Nishino, Iwao Sasase

Research output: Contribution to journalArticle

Abstract

In ATM (asynchronous transfer mode) we propose a VOQ (virtual output queuing) switch in which the same number of buffers as the number of output ports are provided in each input port, serving as an input-buffered switch to avoid HoL (head of line) blocking. In addition, in order to handle the recent increase of IP traffic, the IP-PIM (IP-parallel iterative matching) scheme is proposed as the scheduling scheme for the VOQ switch using variable-length packets. However, the IP-PIM scheme has the problem that the queue lengths in other buffers are increased, since cells belonging to the same packet are always handled continuously, which degrades the packet loss probability. Consequently, this paper proposes a scheduling scheme with active buffer priority in which the buffer receiving the cells belonging to the packet under consideration is defined as the active buffer and is given priority. In the proposed scheme, the queue length is reduced by giving the priority to the active buffer, and efficient switching is realized. The packet loss probability and the average packet delay are evaluated by computer simulation. It is found that the proposed scheme can greatly improve the packet loss probability compared to the conventional scheme, with degradation of the average packet delay by approximately 20 slots. It is also shown that a satisfactory loss probability is realized even if the buffer size is small, and that good expandability with regard to the switch size is achieved.

Original languageEnglish
Pages (from-to)79-90
Number of pages12
JournalElectronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)
Volume87
Issue number2
DOIs
Publication statusPublished - 2004 Feb

Fingerprint

Asynchronous transfer mode
Packet loss
Scheduling
Switches
Degradation
Computer simulation

Keywords

  • Active buffer
  • ATM
  • Scheduling
  • Variable-length IP packet
  • VOQ switch

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Computer Networks and Communications

Cite this

A scheduling scheme for variable-length packets in an input-buffered ATM switch with priority of active buffer. / Nakaki, Yousuke; Okazaki, Kohei; Sakamoto, Kenji; Nishino, Yoshiyuki; Sasase, Iwao.

In: Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi), Vol. 87, No. 2, 02.2004, p. 79-90.

Research output: Contribution to journalArticle

@article{8d2b3310494b40cb8e7dbf4f5e6e3f30,
title = "A scheduling scheme for variable-length packets in an input-buffered ATM switch with priority of active buffer",
abstract = "In ATM (asynchronous transfer mode) we propose a VOQ (virtual output queuing) switch in which the same number of buffers as the number of output ports are provided in each input port, serving as an input-buffered switch to avoid HoL (head of line) blocking. In addition, in order to handle the recent increase of IP traffic, the IP-PIM (IP-parallel iterative matching) scheme is proposed as the scheduling scheme for the VOQ switch using variable-length packets. However, the IP-PIM scheme has the problem that the queue lengths in other buffers are increased, since cells belonging to the same packet are always handled continuously, which degrades the packet loss probability. Consequently, this paper proposes a scheduling scheme with active buffer priority in which the buffer receiving the cells belonging to the packet under consideration is defined as the active buffer and is given priority. In the proposed scheme, the queue length is reduced by giving the priority to the active buffer, and efficient switching is realized. The packet loss probability and the average packet delay are evaluated by computer simulation. It is found that the proposed scheme can greatly improve the packet loss probability compared to the conventional scheme, with degradation of the average packet delay by approximately 20 slots. It is also shown that a satisfactory loss probability is realized even if the buffer size is small, and that good expandability with regard to the switch size is achieved.",
keywords = "Active buffer, ATM, Scheduling, Variable-length IP packet, VOQ switch",
author = "Yousuke Nakaki and Kohei Okazaki and Kenji Sakamoto and Yoshiyuki Nishino and Iwao Sasase",
year = "2004",
month = "2",
doi = "10.1002/ecja.10120",
language = "English",
volume = "87",
pages = "79--90",
journal = "Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)",
issn = "8756-6621",
publisher = "John Wiley and Sons Inc.",
number = "2",

}

TY - JOUR

T1 - A scheduling scheme for variable-length packets in an input-buffered ATM switch with priority of active buffer

AU - Nakaki, Yousuke

AU - Okazaki, Kohei

AU - Sakamoto, Kenji

AU - Nishino, Yoshiyuki

AU - Sasase, Iwao

PY - 2004/2

Y1 - 2004/2

N2 - In ATM (asynchronous transfer mode) we propose a VOQ (virtual output queuing) switch in which the same number of buffers as the number of output ports are provided in each input port, serving as an input-buffered switch to avoid HoL (head of line) blocking. In addition, in order to handle the recent increase of IP traffic, the IP-PIM (IP-parallel iterative matching) scheme is proposed as the scheduling scheme for the VOQ switch using variable-length packets. However, the IP-PIM scheme has the problem that the queue lengths in other buffers are increased, since cells belonging to the same packet are always handled continuously, which degrades the packet loss probability. Consequently, this paper proposes a scheduling scheme with active buffer priority in which the buffer receiving the cells belonging to the packet under consideration is defined as the active buffer and is given priority. In the proposed scheme, the queue length is reduced by giving the priority to the active buffer, and efficient switching is realized. The packet loss probability and the average packet delay are evaluated by computer simulation. It is found that the proposed scheme can greatly improve the packet loss probability compared to the conventional scheme, with degradation of the average packet delay by approximately 20 slots. It is also shown that a satisfactory loss probability is realized even if the buffer size is small, and that good expandability with regard to the switch size is achieved.

AB - In ATM (asynchronous transfer mode) we propose a VOQ (virtual output queuing) switch in which the same number of buffers as the number of output ports are provided in each input port, serving as an input-buffered switch to avoid HoL (head of line) blocking. In addition, in order to handle the recent increase of IP traffic, the IP-PIM (IP-parallel iterative matching) scheme is proposed as the scheduling scheme for the VOQ switch using variable-length packets. However, the IP-PIM scheme has the problem that the queue lengths in other buffers are increased, since cells belonging to the same packet are always handled continuously, which degrades the packet loss probability. Consequently, this paper proposes a scheduling scheme with active buffer priority in which the buffer receiving the cells belonging to the packet under consideration is defined as the active buffer and is given priority. In the proposed scheme, the queue length is reduced by giving the priority to the active buffer, and efficient switching is realized. The packet loss probability and the average packet delay are evaluated by computer simulation. It is found that the proposed scheme can greatly improve the packet loss probability compared to the conventional scheme, with degradation of the average packet delay by approximately 20 slots. It is also shown that a satisfactory loss probability is realized even if the buffer size is small, and that good expandability with regard to the switch size is achieved.

KW - Active buffer

KW - ATM

KW - Scheduling

KW - Variable-length IP packet

KW - VOQ switch

UR - http://www.scopus.com/inward/record.url?scp=0242551815&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0242551815&partnerID=8YFLogxK

U2 - 10.1002/ecja.10120

DO - 10.1002/ecja.10120

M3 - Article

AN - SCOPUS:0242551815

VL - 87

SP - 79

EP - 90

JO - Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)

JF - Electronics and Communications in Japan, Part I: Communications (English translation of Denshi Tsushin Gakkai Ronbunshi)

SN - 8756-6621

IS - 2

ER -