A small, fast and low-power register file by bit-partitioning

Masaaki Kondo, Hiroshi Nakamura

Research output: Chapter in Book/Report/Conference proceedingConference contribution

44 Citations (Scopus)

Abstract

A large multi-ported register file is indispensable for exploiting instruction level parallelism (ILP) in today's dynamically scheduled superscalar processors. The number of ports and the size of the register file must be enlarged as the issue width and instruction window size increase. However, a larger register file causes longer access delays and more power consumption. To tackle these problems, we propose Bit-Partitioned Register File which reduces the area, access time, and energy consumption of the register file. The proposed method relies on the fact that many operands do not need the full-bit width (typically a 32-bit or 64-bit width) of a register entry. Because the effective bit-width of most register operands is narrower than the full-bit width of a register entry, the upper bits of the register entries assigned to such narrow-width operands are useless. Thus, we propose to use of these useless upper bits for other operands by partitioning the register entries. In this paper, we show the mechanism of the proposed register file and evaluate its performance and power consumption. The evaluation results reveal that the proposed register file achieves higher Instruction Per Cycle (IPC) in a smaller physical area, and consequently with shorter access time and less power consumption.

Original languageEnglish
Title of host publicationProceedings - 11th International Symposium on High-Performance Computer Architecture, HPCA-11 2005
Pages40-49
Number of pages10
DOIs
Publication statusPublished - 2005
Externally publishedYes
Event11th International Symposium on High-Performance Computer Architecture, HPCA-11 2005 - San Francisco, CA, United States
Duration: 2005 Feb 122005 Feb 16

Publication series

NameProceedings - International Symposium on High-Performance Computer Architecture
ISSN (Print)1530-0897

Conference

Conference11th International Symposium on High-Performance Computer Architecture, HPCA-11 2005
Country/TerritoryUnited States
CitySan Francisco, CA
Period05/2/1205/2/16

ASJC Scopus subject areas

  • Engineering(all)

Fingerprint

Dive into the research topics of 'A small, fast and low-power register file by bit-partitioning'. Together they form a unique fingerprint.

Cite this