A Stdm (static time division multiplexing) switch on a multi-fpga system

Keita Azegami, Kazusa Musha, Kazuei Hironaka, Akram Ben Ahmed, Michihiro Koibuch, Yao Hu, Hideharu Amano

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

FPGAs can be a promising accelerator used for MEC (Multi-Access Edge Computing) which provides timing critical services for a number of terminals at the base stations near from edges. Although a high-end FPGA can support a fixed latency computation with a relatively small power consumption, they are expensive and the available acceleration circuits are limited into a size of single FPGA. FiC (Flow-in-Cloud) has been developed for building a virtual large FPGA from a number of middle-range economical FPGAs connected with high speed serial links. Although the current target of FiC is cloud computing, it is more suitable for the future MEC, because huge hardware resource can be supported with small cost. One of the problem to use such multi-FPGA systems for timing critical computation is network uncertainty. With a common packet switching, the computation speed is influenced with the network traffic. That is, the fixed latency computation which could be supported by a single FPGA is hard to be supported with multi-FPGA systems using common packet switching networks. In order to address this problem, we introduced STDM (Static Time Division Multiplexing) switch in the FiC system. Since the STDM always supports a constant communication latency, transfer time can be estimated beforehand. Through the implementation of the STDM switch on the FPGA board for FiC, it appeared that the utilization ratio of the LUTs for the STDM switch is smaller than 14%. The required number of slots is less than 16 even for a system with 256 nodes. We implemented the Conjugate Gradient method, which includes all-To-All communication, on 4x2 FiC system. It achieved 17.9 times performance improvement of Intel E5-2667 2.90GHz CPU with 6 cores.

Original languageEnglish
Title of host publicationProceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages328-333
Number of pages6
ISBN (Electronic)9781728148823
DOIs
Publication statusPublished - 2019 Oct
Event13th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019 - Singapore, Singapore
Duration: 2019 Oct 12019 Oct 4

Publication series

NameProceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019

Conference

Conference13th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019
CountrySingapore
CitySingapore
Period19/10/119/10/4

Fingerprint

Time division multiplexing
Multiplexing
Field Programmable Gate Array
Field programmable gate arrays (FPGA)
Division
Switch
Switches
Packet Switching
Latency
Packet switching
Timing
Conjugate gradient method
Packet networks
Computing
Communication
Switching networks
Conjugate Gradient Method
Network Traffic
Cloud computing
Accelerator

Keywords

  • FPGA-in-Cloud
  • Multi-FPGA system
  • STDM

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Control and Optimization

Cite this

Azegami, K., Musha, K., Hironaka, K., Ben Ahmed, A., Koibuch, M., Hu, Y., & Amano, H. (2019). A Stdm (static time division multiplexing) switch on a multi-fpga system. In Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019 (pp. 328-333). [8906518] (Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/MCSoC.2019.00053

A Stdm (static time division multiplexing) switch on a multi-fpga system. / Azegami, Keita; Musha, Kazusa; Hironaka, Kazuei; Ben Ahmed, Akram; Koibuch, Michihiro; Hu, Yao; Amano, Hideharu.

Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. p. 328-333 8906518 (Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Azegami, K, Musha, K, Hironaka, K, Ben Ahmed, A, Koibuch, M, Hu, Y & Amano, H 2019, A Stdm (static time division multiplexing) switch on a multi-fpga system. in Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019., 8906518, Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019, Institute of Electrical and Electronics Engineers Inc., pp. 328-333, 13th IEEE International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019, Singapore, Singapore, 19/10/1. https://doi.org/10.1109/MCSoC.2019.00053
Azegami K, Musha K, Hironaka K, Ben Ahmed A, Koibuch M, Hu Y et al. A Stdm (static time division multiplexing) switch on a multi-fpga system. In Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019. Institute of Electrical and Electronics Engineers Inc. 2019. p. 328-333. 8906518. (Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019). https://doi.org/10.1109/MCSoC.2019.00053
Azegami, Keita ; Musha, Kazusa ; Hironaka, Kazuei ; Ben Ahmed, Akram ; Koibuch, Michihiro ; Hu, Yao ; Amano, Hideharu. / A Stdm (static time division multiplexing) switch on a multi-fpga system. Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019. Institute of Electrical and Electronics Engineers Inc., 2019. pp. 328-333 (Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019).
@inproceedings{120f60d242fb4eb5a393aebc408576a2,
title = "A Stdm (static time division multiplexing) switch on a multi-fpga system",
abstract = "FPGAs can be a promising accelerator used for MEC (Multi-Access Edge Computing) which provides timing critical services for a number of terminals at the base stations near from edges. Although a high-end FPGA can support a fixed latency computation with a relatively small power consumption, they are expensive and the available acceleration circuits are limited into a size of single FPGA. FiC (Flow-in-Cloud) has been developed for building a virtual large FPGA from a number of middle-range economical FPGAs connected with high speed serial links. Although the current target of FiC is cloud computing, it is more suitable for the future MEC, because huge hardware resource can be supported with small cost. One of the problem to use such multi-FPGA systems for timing critical computation is network uncertainty. With a common packet switching, the computation speed is influenced with the network traffic. That is, the fixed latency computation which could be supported by a single FPGA is hard to be supported with multi-FPGA systems using common packet switching networks. In order to address this problem, we introduced STDM (Static Time Division Multiplexing) switch in the FiC system. Since the STDM always supports a constant communication latency, transfer time can be estimated beforehand. Through the implementation of the STDM switch on the FPGA board for FiC, it appeared that the utilization ratio of the LUTs for the STDM switch is smaller than 14{\%}. The required number of slots is less than 16 even for a system with 256 nodes. We implemented the Conjugate Gradient method, which includes all-To-All communication, on 4x2 FiC system. It achieved 17.9 times performance improvement of Intel E5-2667 2.90GHz CPU with 6 cores.",
keywords = "FPGA-in-Cloud, Multi-FPGA system, STDM",
author = "Keita Azegami and Kazusa Musha and Kazuei Hironaka and {Ben Ahmed}, Akram and Michihiro Koibuch and Yao Hu and Hideharu Amano",
year = "2019",
month = "10",
doi = "10.1109/MCSoC.2019.00053",
language = "English",
series = "Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "328--333",
booktitle = "Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019",

}

TY - GEN

T1 - A Stdm (static time division multiplexing) switch on a multi-fpga system

AU - Azegami, Keita

AU - Musha, Kazusa

AU - Hironaka, Kazuei

AU - Ben Ahmed, Akram

AU - Koibuch, Michihiro

AU - Hu, Yao

AU - Amano, Hideharu

PY - 2019/10

Y1 - 2019/10

N2 - FPGAs can be a promising accelerator used for MEC (Multi-Access Edge Computing) which provides timing critical services for a number of terminals at the base stations near from edges. Although a high-end FPGA can support a fixed latency computation with a relatively small power consumption, they are expensive and the available acceleration circuits are limited into a size of single FPGA. FiC (Flow-in-Cloud) has been developed for building a virtual large FPGA from a number of middle-range economical FPGAs connected with high speed serial links. Although the current target of FiC is cloud computing, it is more suitable for the future MEC, because huge hardware resource can be supported with small cost. One of the problem to use such multi-FPGA systems for timing critical computation is network uncertainty. With a common packet switching, the computation speed is influenced with the network traffic. That is, the fixed latency computation which could be supported by a single FPGA is hard to be supported with multi-FPGA systems using common packet switching networks. In order to address this problem, we introduced STDM (Static Time Division Multiplexing) switch in the FiC system. Since the STDM always supports a constant communication latency, transfer time can be estimated beforehand. Through the implementation of the STDM switch on the FPGA board for FiC, it appeared that the utilization ratio of the LUTs for the STDM switch is smaller than 14%. The required number of slots is less than 16 even for a system with 256 nodes. We implemented the Conjugate Gradient method, which includes all-To-All communication, on 4x2 FiC system. It achieved 17.9 times performance improvement of Intel E5-2667 2.90GHz CPU with 6 cores.

AB - FPGAs can be a promising accelerator used for MEC (Multi-Access Edge Computing) which provides timing critical services for a number of terminals at the base stations near from edges. Although a high-end FPGA can support a fixed latency computation with a relatively small power consumption, they are expensive and the available acceleration circuits are limited into a size of single FPGA. FiC (Flow-in-Cloud) has been developed for building a virtual large FPGA from a number of middle-range economical FPGAs connected with high speed serial links. Although the current target of FiC is cloud computing, it is more suitable for the future MEC, because huge hardware resource can be supported with small cost. One of the problem to use such multi-FPGA systems for timing critical computation is network uncertainty. With a common packet switching, the computation speed is influenced with the network traffic. That is, the fixed latency computation which could be supported by a single FPGA is hard to be supported with multi-FPGA systems using common packet switching networks. In order to address this problem, we introduced STDM (Static Time Division Multiplexing) switch in the FiC system. Since the STDM always supports a constant communication latency, transfer time can be estimated beforehand. Through the implementation of the STDM switch on the FPGA board for FiC, it appeared that the utilization ratio of the LUTs for the STDM switch is smaller than 14%. The required number of slots is less than 16 even for a system with 256 nodes. We implemented the Conjugate Gradient method, which includes all-To-All communication, on 4x2 FiC system. It achieved 17.9 times performance improvement of Intel E5-2667 2.90GHz CPU with 6 cores.

KW - FPGA-in-Cloud

KW - Multi-FPGA system

KW - STDM

UR - http://www.scopus.com/inward/record.url?scp=85076155707&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85076155707&partnerID=8YFLogxK

U2 - 10.1109/MCSoC.2019.00053

DO - 10.1109/MCSoC.2019.00053

M3 - Conference contribution

AN - SCOPUS:85076155707

T3 - Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019

SP - 328

EP - 333

BT - Proceedings - 2019 IEEE 13th International Symposium on Embedded Multicore/Many-Core Systems-on-Chip, MCSoC 2019

PB - Institute of Electrical and Electronics Engineers Inc.

ER -